
MCEE 732 Introduction

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

MCEE 732 Evaluation of Microelectronics Manufacturing

Dr. Lynn Fuller

webpage: http://people.rit.edu/lffeee Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 email: Lynn.Fuller@rit.edu microE webpage: http://www.microe.rit.edu



Rochester Institute of Technology

Microelectronic Engineering

1-10-2014 Out_732.ppt

© January 10, 2014 Dr. Lynn Fuller

Page 1

MCEE 732 Introduction

OUTLINE

Introduction Course Details Instructor Information Lecture Schedule Text/References Contents of Lab Notebooks HW Format Guidelines Lab Notebook Guidelines Lab Etiquette Operator Certification

Rochester Institute of Technology

Microelectronic Engineering

INTRODUCTION

MCEE 732 Evaluation of CMOS IC Processing

Registration #MCEE-550

MCEE-732 Evaluation of Microelectronic Manufacturing This course focuses on CMOS manufacturing. Topics include CMOS process technology, work in progress tracking, CMOS calculations, process technology, long channel and short channel MOSFET, isolation technologies, back-end processing and packaging. Associated is a lab for on-campus section (01) and a graduate paper/case study for distance learning section (90). The laboratory for this course is the student-run factory. Topics include Lot tracking, query processing, data collection, lot history, cycle time, turns, CPK and statistical process control, measuring factory performance, factory modeling and scheduling, cycle time management, cost of ownership, defect reduction and yield enhancement, reliability, process modeling and RIT's advanced CMOS process. Silicon wafers are processed through an entire CMOS process and tested. Students design unit processes and integrate them into a complete process. Students evaluate the process steps with calculations, simulations and lot history, and test completed devices. (MCEE-601) Class 3, Lab 3, Credit 3 (S)

Rochester Institute of Technology

Microelectronic Engineering

MCEE 732 COURSE DETAILS

MCEE 732 CMOS IC Processing

Prerequisites: MCEE 601

Course Goals: Process silicon wafers through an entire CMOS process. Design unit processes and integrate into a complete process. Evaluate the process steps with calculations, simulations and lot history. Test completed devices.

Format: Lectures three hours per week and laboratory one time per week. The laboratory starts with a discussion of current lot status and daily lab assignment.

Meeting Days:T,R 8:00am – 9:30am Room ENG-2510Lab Time:lab once per week for 3 hours, Tuesday or Thursday 9:00am – 12noon

Grade:	Weekly Assignments	30%
	Attendance	20%
	Laboratory Notebook	20%
	Laboratory Work	30%



Rochester Institute of Technology

Microelectronic Engineering

ACEE 732 Introduction

INSTRUCTOR INFORMATION

Dr. Lynn Fuller
lffeee@rit.edu
17-2553
(585) 475-2035
(585) 394-2949

http://www.people.edu/lffeee

TA Name: email: Office Tel Fax Stephanie Bolster SABEMCA@rit.edu

Rochester Institute of Technology

Microelectronic Engineering

© January 10, 2014 Dr. Lynn Fuller

Page 5

MCEE 732 SCHEDULE

MCEE 732 Microelectronics Manufacturing (Spring 2014)

Terr	Di	Defense Deer	Description	II and an and a large state of the second stat
Lesson	Discussion Topic	Reference Documents	Presentation	Homework
No.			or Video	
1.	Factory Orientation Intro to Mesa	<u>out 732.pdf</u> <u>CMOS Factory.ppt</u> <u>MESA.pdf</u>	<u>Factory Presentation</u> <u>MESA Presentation</u>	HW on Factory
2.	RIT's Submicron CMOS Process	CMOS2014.pdf	Sub-CMOS Presentation	HW on MESA
3.	RIT's Submicron CMOS Process	CMOS2014.pdf	Sub-CMOS Presentation	HW on Sub-CMOS
4.	TQM, SPC and Process Capability Analysis	<u>TQM.pdf</u>	<u>TQM Presentation</u>	HW TQM
5.	Review of IC Technology	REVIEW.pdf	Review Presentation	HW on Review
6.	Advanced MOSFET Basics	ADV MOSFET Basics.pdf		HW on Adv CMOS Basics
7.	Advanced CMOS Technology Parts 1 & 2	ADV CMOS Part 1-2.pdf		HW on Part 1 & 2
8.	Advanced CMOS Technology Part 3	ADV CMOS Part3.pdf		HW on Part 3
9.	ASML Stepper	ALIGN ASML.pdf		HW on ASML
10.	Ion Implant	Implant.pdf	Implant Presentation	HW on Implant
11.	CVD and RTP	<u>CVD.pdf</u> <u>RTP.pdf</u>		View Recipes at <u>Labnotes</u>
12.	Wet Etch Plasma Etch CMP	Wet Etch.pdf Plasma Etch.pdf <u>CMP.pdf</u>		View Recipes at <u>Labnotes</u>
13.	Hand Calculations for Adv CMOS	HandcalcADV CMOS.pdf		HW on Hand Calculations
14.	RIT's Advanced CMOS Process	AdvCMOS2012.pdf		
15.	RIT's Advanced CMOS Process	AdvCMOS2012.pdf		HW Adv-CMOS


ACEE 732 Introduction

MCEE 732 SCHEDULE


16.	0.25 μm CMOS Process Development	MAquilinoThesis.pdf <u>VideoPresentation.ppt</u>	Video File Available Upon Request	Watch the Video
_	Defect Reduction and Yield Enhancement			
17.	Defect Reduction and Yield Enhancement	lec_deft.pdf		HW on Wet Etch
18.	Particle Count Studies	<u>par count.pdf</u> <u>bluebooties.pdf</u>		HW none
19.	Factory Performance	<u>fac_pfrm.pdf</u>	Factory Performance	HW on Fac Performance
20.	Scheduling	lec schl.pdf autosched.ppt input.xls	Factory Simulation	HW on Scheduleing
21.	Cycle Time Management	<u>cvcle.pdf</u> CYCLE2MOD.XLS		HW on Cycle Time
22.	Reliability	lec reli.pdf		HW on Reliability
23.	Testing Device Problem Analysis	Device-Problem-Analysis.pdf		HW none
24.	Testing	<u>Cmostest.ppt</u> <u>TestResults.ppt</u> <u>test_dig.ppt</u> <u>Test Manual</u> <u>CMOS TestingJohnGalt1.pdf</u> <u>NMOS TEST DATA.xls</u> <u>PMOS TEST DATA.xls</u>		HW TBA
25.	Linear Technology LTSPICE Intro to LTSPICE Video RIT SPICE Models	Intro to LTSPICE.pdf Intro to LTSPICE.wmy MODELS.txt	Intro to LTSPICE	HW on Intro to LTSPICE
26.	MOSFET SPICE Models	SPICE MOSFET Models.pdf SPICE Parameter Calc.XLS	Intro SPICE MOSFET Models SPICE MOSFET Models	HW on SPICE Examples
27.	SPICE Examples More SPICE Examples	SPICE EXAMPLES.pdf More SPICE EXMPLES.pdf	<u>SPICE Examples</u> More SPICE Examples	HW on SPICE EXAMPLES
28.	Introduction to VLSI VLSI CAD	IntroVLSI.pdf VLSI-CAD.pdf		HW on Intro to VLSI
29.	Back End Processes	Back End.pdf	Gas Flow.wmy	
30.	Microcontrollers, DRAM and EEPROM	<u>Microcontrollers.htm</u> <u>DRAM.pdf</u> EEPROM.pdf	<u>Arduino Sensor.wmv</u>	

© January 10, 2014 Dr. Lynn Fuller

Page 7




Every two weeks groups shift discipline (to the right). For example the red group does Diffusion week 1&2, Red does Lithography week 3&4, Red does CVD/Plasma week 5&6, etc.



MANUFACTURING IMPROVEMENT

If no factory lots are available in a specific discipline then group will do manufacturing improvement projects.

For Example: BOE – Etch rate verification RTP – Tool operation and recipe verification PECVD – Tool operation and deposition rate verification,TEOS Oxide Resist Coat Thickness Measurement using Spectromap for Coat.rcp and CoatMtl.rcp Recipes used by Factory SPC Chart verification, evaluation and process capability improvement Verify all MESA picture documents are correct Verify MESA instructions are correct



Rochester Institute of Technology

Microelectronic Engineering

ACEE 732 Introduction

EXAMPLE PASSDOWN AT END OF ROTATION

Discipline: Lithography **Date:** Nov 30- Dec 9, 2013 **Group Members:** Matt McQuillan, Dave Pawlik


Lot Advancement:

F031013 – CC Photo –Changed Stepper Job to Align using TVPA Marks Only added 2 µm shift to alignment key locations on pg 4/ in process file

- F040119 Resist Štrip
- F040614 Active Photo
- F031013 LDDP Photo

F040920 – Resist Strip-Changed Stepper Job to Align using TVPA Marks Only F040920 – P-Well Photo-Changed Stepper Job to Align using TVPA Marks Only F030922- Resist Strip

Other: Short Loop Resist Coat Thickness measurement for Coat.rcp, Xpr=1.0 µm Branson Asher often gives purge timeout error, select continue



Rochester Institute of Technology

Microelectronic Engineering

TEXTBOOK/REFERENCES

There is no required text for this course. You may wish to use the following textbooks as references. Lecture and Lab notes are available on Dr. Fuller's webpage:

1. <u>Silicon Processing for the VLSI Era</u> Volume I, S. Wolf and R.N. Tauber, Lattic Press, Sunset Beach, CA, 1986.


2. <u>The Science and Engineering of Microelectronic Fabrication</u>, S.A. Campbell, Oxford University Press, New York, NY, 1996.

3. <u>VLSI Technology</u>, Edited by S.M. Sze, McGraw-Hill Book Company, 1983.

4. Dr. Fuller's webpage: http://people.rit.edu/lffeee

Rochester Institute of Technology

Microelectronic Engineering



10. Homework is due 1 week after finishing the module. Late homework will be graded but may have the grade lowered.

LABORATORY NOTEBOOK GUIDELINES

The laboratory Notebook is an important tool. Each student will be required to have such a notebook.

Name, Date, Description on Cover
Notebook will be of the permanently bound type
Include Multidisciplinary Teams, CMOS Process listings (3), Product Layouts (4), Operator Certification Sheet
Include Process Improvement Notes.
Number each page
Sign and Date each page (witness signature)
Use a diary type format to take notes of what you do each day.
Include enough details so that a reader can follow what you did.

Tape printouts, data tapes, etc. correctly into the notebook. Use ink.

Be neat.

See example notebook posted on Dr. Fuller's webpage