

OUTLINE

Introduction Variations of CVD **CVD** Chemistry Epitaxial Layer Growth Poly Silicon Deposition Silicon Nitride Deposition Oxide Deposition Equipment for CVD Safety Film Measurement References Homework

Rochester Institute of Technology

Microelectronic Engineering



INTRODUCTION

Chemical vapor deposition is a technique for depositing thin films of materials on wafers or other substrates. Source gases are introduced into a reaction chamber and energy is applied through heat, high frequency high voltage (RF Power), or other techniques that result in the decomposition of the source gas and reaction of the chemicals to form a film.



Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller





CVD CHEMISTRY $SiCl4 + 2H2 \longrightarrow Si + 4HCl$ Epi Polysilicon SiH4 (gas) \longrightarrow Si (solid) + 2H2 Silicon Nitride SiCl2 H2 + NH4 \longrightarrow Si3N4 + HCl Low Temperature Oxide $SiH4 + O2 \longrightarrow SiO2 + H2$ Tungsten $WF6 + 3H2 \longrightarrow W + 6HF$ (Selective on Si not on SiO2) TEOS $Si(C2H5O)4 \longrightarrow SiO2 + 4C2H4 + 2 H2O$ (tetraethyl orthosilicate) TiN (TDMAT) reduction of Ti[N(CH2CH3)2]4 **Rochester Institute of Technology** Microelectronic Engineering © April 24, 2013 Dr. Lynn Fuller Page 5



© April 24, 2013 Dr. Lynn Fuller



OTHER EPITAXIAL LAYER GROWTH CHEMISTRIES

SiCl4 silicon tetrachloride, deposition rate of 0.4-1.5 μ m/min @ 1150-1250 °C SiHCl3 trichlorosilane, deposition rate of 0.4-2.0 μ m/min @ 1100-1200 °C SiH2Cl2 dichlorosilane, deposition rate of 0.4-3.0 μ m/min @ 1050-1150 °C SiH4 silane deposition rate of 0.2-0.3 μ m/min @ 950-1050 °C

SiCl4

High Growth Rate High Temperature Wafer Warpage Out Diffusion

SiH4

Low Temp Low Growth Rate More Dangerous

Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

SELECTIVE EPITAXIAL-CHANNEL MOSFET

An 0.18- μ m CMOS for Mixed Digital and Analog Applications with Zero-Volt- $V_{\rm th}$ Epitaxial-Channel MOSFET's

Tatsuya Ohguro, Member, IEEE, Hiroshi Naruse, Hiroyuki Sugaya, Eiji Morifuji, Member, IEEE, Sinichi Nakamura, Takashi Yoshitomi, Member, IEEE, Toyota Morimoto, Hideki Kimijima, Hisayo Sasaki Momose, Member, IEEE, Yasuhiro Katsumata, Member, IEEE, and Hiroshi Iwai, Fellow, IEEE

Abstract-An 0.18-µm CMOS technology with multi-Vth's for mixed high-speed digital and RF-analog applications has been developed. The Vth's of MOSFET's for digital circuits are 0.4 V for NMOS and -0.4 V for PMOS, respectively. In addition, there are n-MOSFET's with zero-volt-Vth for RF analog circuits. The zero-volt-Vth MOSFET's were made by using undoped epitaxial layer for the channel regions. Though the epitaxial film was grown by reduced pressure chemical vapor deposition (RP-CVD) at 750 °C, the film quality is as good as the bulk silicon because high pre-heating temperature (940 °C for 30 s) is used in H₂ atmosphere before the epitaxial growth. The epitaxial channel MOSFET shows higher peak gm and fT values than those of bulk cases. Furthermore, the g_m and f_T values of the epitaxial channel MOSFET show significantly improved performances under the lower supply voltage compared with those of bulk. This is very important for RF analog application for low supply voltage. The undoped-epitaxial-channel MOSFET's with zero-Vth will become a key to realize high-performance and low-power CMOS devices for mixed digital and RF-analog applications.

The sacrifice oxide was removed selectively in the analog n-MOSFET area by using a mask step [Fig. 1(b), (ii)]. Then, undoped epitaxial Si layer of 30 nm was grown selectively on this area by RP-CVD [Fig. 1(b), (iii)]. The process conditions of RP-CVD are listed in Table III. Just prior to the deposition, the native oxide layer was evaporated by using *in situ* hightemperature pre-heating at 940 °C for 30 s in H₂ atmosphere. A 30 nm intrinsic or undoped silicon epitaxial layer was grown at 750 °C by using SiH₂Cl₂ gas. The growth rate is 2 nm/min.

Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

SOS - SILICON ON SAPPHIRE

Thin layer of epitaxial single crystal silicon, combined with trench isolation, to make isolated devices

Starting Saphire wafer, Al_2O_3 , Single crystal and a Silicon epitaxial layer can be grown on it.





Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller



Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

CRYSTALLINITY

- Amorphous No recognizable long-range order
- Polycrystalline Completely ordered in small domains, disjoint or misoriented from one another
- Crystalline The entire solid is made up of atoms in an orderly array. The overwhelming number of devices made today use crystalline silicon.
- Thin film transistors for applications like liquid crystal displays can be made in amorphous or polycrystalline material, but suffer from degraded material and electrical properties.
- In general, it takes more energy (usually as heat) to create a more ordered material. For example, silane decomposition in an LPCVD furnace at 550°C results in amorphous silicon whereas the same process at 610°C results in polysilicon deposition.
- Much higher temperatures are needed to grow silicon epitaxially (follows the substrate crystal structure). You can only grow single crystal silicon on a silicon crystal (or something very close such as sapphire).



POLY SILICON DEPOSITION BY LPCVD

Polysilicon is used as a gate material, for resistors and for capacitors. In EEPROM's and CCD's two layers of overlapping poly is used in the basic structure. Poly can withstand high temperatures and as a result can be deposited prior to drain and source formation. Poly can be deposited undoped and doped later by diffusion or ion implantation or it can be deposited and doped at the same time (insitu)

$$SiH_4 = Si + 2H_2$$



SILICON NITRIDE BY LPCVD

Films can be deposited up to about 5000 Å directly on silicon before the stress is so large that the film fractures (Dr. Lane, Dr. Fuller). Pad oxide under the nitride film and special silicon rich nitride films may allow nitride film thickness over 5000 Å.

$3SiH_2Cl_2 + 4NH_3 = Si_3N_4 + 9H_2 + 3Cl_2$



Rochester Institute of Technology

Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller



FILM STRESS IN SILICON NITRIDE

Kenneth L. Way, Jr. did his senior project on stress in silicon nitride films as a function of the ratio of ammonia to dichlorosilane. Samples were coated with flows as follows and stress was measured at ADE corporation. The silicon nitride was etched off of the backside of the wafer so that the stress curvature was due to the layer on the front side only. Tencore P2

Flow 10:1 5:1 2.5:1 1:1 1:2.5 1:5 1:10	Stress x 14.63 14.81 12.47 10.13 7.79 3 0	E 9 dynes/cm2 Stress; $R = (E/(6(1-v)))*(d^2/(Rt))$ where E is Youngs modulus, v is Poissons ratio, d and t are substrate and film thickness R is negative for tensile Compressive Stress Tensile Stress	
∓ Also see Annealii	e: T.H Wu, ng", Solid	"Stress in PSG and Nitride Films as Related to Film Properties an State Technology, p 65-71, May 1992.	d
		© April 24, 2013 Dr. Lynn Fuller Page 16	



© April 24, 2013 Dr. Lynn Fuller



CVD **LTO USING CAGED BOAT AND INJECTOR TUBES** Rochester Institute of Technology Microelectronic Engineering © April 24, 2013 Dr. Lynn Fuller Page 19



HTO - HIGH TEMPERATURE OXIDE

High temperature oxide is a Chemical Vapor Deposition (CVD) process that can give oxides with properties very similar to thermally grown oxide. Compared to Low Temperature Oxide (LTO) the HTO films are more uniform in thickness across the wafer, more conformal, denser, have higher dielectric strength and would be better for Shallow Trench Isolation (STI), side-wall spacers and inter-poly dielectrics than LTO.

Low Temperature Oxide (LTO)

SiH₄ + O₂ = SiO₂ + 2H₂ Deposition Temperature 300 to 500°C High Temperature Oxide (HTO)

 $SiCl_2H_2 + 2N_2O = SiO_2 + 2N_2 + 2HCl$

Deposition Temperature 850 to 950 °C

Rochester Institute of Technology Microelectronic Engineering No Caged Boat and Injectors With Caged Boat and Injectors



LTO films showing poor thickness uniformity

© April 24, 2013 Dr. Lynn Fuller

'VD

HTO - HIGH TEMPERATURE OXIDE

MEMS Exchange advertizes their HTO

930°C, 360mT, Dep. Rate 50A/min

UC Berkeley advertizes

800 °C, DCS-20 sccm, N₂O-100 sccm, Dep. Rate **4.6**A/min

RIT Process

900 °C, 400 mT, DCS-60 sccm, N₂O-150 sccm, Dep. Rate ~16.7A/min

$$R = Ro * \exp\left(\frac{-E_A}{k * T}\right)$$

Activation Energy = 0.84eV Ro = 4.9E4 Å/min and k=8.60e-5 eV/°K

> **Rochester Institute of Technology** Microelectronic Engineering





ASM 6" LPCVD

Program 02

Pt	Xox(Å)	n
1	1152	1.456
2	1192	1.454
3	1157	1.457
4	1161	1.457
5	1170	1.456

© April 24, 2013 Dr. Lynn Fuller

LPCVD OXIDE FROM TMCTS

TMCTS or "TOMCATS" (Tetramethylcyclotetrasilane) is a Schumacher liquid source material for low temperature deposition of undoped and doped glass. TMCTS is not pyrophoric and is noncorrosive eliminating the exposure hazards and elaborate safety equipment required for silane based processes. TMCTS reacts with O2 and other oxygen sources between 500 and 700 °C. Normally at 580 °C TMCTS provides a deposition rate ~85Å/min. TMCTS can be combined with TMPi (Trimethylphosphite) or TMB (Trimethylborate) to provide an all liquid source for deposition of BPSC (BoroPhosphoSilicate Glass)



Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller



FELD - CVD SYSTEM

FELD Flash Evaporation Liquid Delivery for delivery of vaporized precursors for thin films such as:

Strontium Bismuth Tantalate $SrBi_2Ta_2O_9$ Lanthanum-modified lead zircronate titanate (PZT) Strontium Titanate $SrTiO_3$ Barium Strontium Titanate $(Ba_{0.4}Sr_{0.6})TiO_3$

Rochester Institute of Technology

Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

Page 25

COVA

Tehnologies Inc.

www.covatech.com

(800)667-5220



PLASMA ENHANCED CVD

Why? LPCVD Silicon Nitride, SiH4 + NH3 @ 700-900 C PECVD Silicon Nitride, SiH4 + NH3 @ 200-350 C

Using an RF source to create a plasma significantly reduces the deposition temperature and reduces the thermal budget



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A) Step 1 Setup Time = 15 secPressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 2 – Deposition $\hat{\text{Dep Time}} = 55 \text{ sec } (5000 \text{ Å})$ Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 3 – Clean Time = $10 \sec$ Pressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc



© April 24, 2013 Dr. Lynn Fuller



CVD **RAPID THERMAL PROCESSING (RTP)** Heat Lamps Computer Gas In Control Process Chamber Rochester Institute of Technology Microelectronic Engineering © April 24, 2013 Dr. Lynn Fuller Page 29





LPCVD EQUIPMENT

RIT's 6" and 4" LPCVD Systems



Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

PECVD OF CARBON FILM (DIAMOND LIKE FILM)

Drytech Quad Tool – Chamber 4 CH4 flow 45 sccm +/- 40% 50 mTorr +/- 10% 200 Watt +/- 50% Deposition Rate ~ 300 Å/min Index of Refraction = 1.8

```
Etch Rate:
In KOH = \sim 0
In BHF = \sim 0
In Oxygen Plasma = fast
```



<u>-</u>]	Ellip Patte	osometer Measurement ern 20 Program 26 to find Index NU	
,	Patte	ern 20 Program 21 to find Thickness TU	
		© April 24, 2013 Dr. Lynn Fuller Page 33	

SAFETY CONSIDERATIONS FOR CVD

Toxic, Flammable gas is stored in exhausted gas cabinets, each with sprinkler and gas leak detector. The bottles have small diameter (0.010") orafice to limit gas flow from the tank in case of a broken distribution line.





Rochester Institute of Technology

Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller

BURN BOX

The correct name is controlled combustion/reaction system. Exhaust gas exits through the "burn box" which is heated to 850 °C. At this temperature the exhaust gas reacts with air and any material that can burn is burned under controlled conditions within the "burn box"





Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller









HOMEWORK - CVD

- 1. Design a process to give a 1500 Å thick silicon nitride film.
- 2. Design a process to deposit a 6000 Å thick poly silicon film.
- 3. A particular process is reaction rate limited at 700 °C and the activation energy is 2 eV. At this temperature the deposition rate is 1000 Å/min. What would you expect the deposition rate to be at 800 °C? If the measured deposition rate at 800 °C is lower than expected what might the conclusion be? How would you prove it?



Rochester Institute of Technology Microelectronic Engineering

© April 24, 2013 Dr. Lynn Fuller