

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Chemical Vapor Deposition

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering  
Rochester Institute of Technology


82 Lomb Memorial Drive  
Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department Webpage: <http://www.microe.rit.edu>




*OUTLINE*

Introduction  
Variations of CVD  
CVD Chemistry  
Epitaxial Layer Growth  
Poly Silicon Deposition  
Silicon Nitride Deposition  
Oxide Deposition  
Equipment for CVD  
Safety  
Film Measurement  
References  
Homework



## *INTRODUCTION*

Chemical vapor deposition is a technique for depositing thin films of materials on wafers or other substrates. Source gases are introduced into a reaction chamber and energy is applied through heat, high frequency high voltage (RF Power), or other techniques that result in the decomposition of the source gas and reaction of the chemicals to form a film.



# VARIATIONS OF CVD

Epitaxy – APCVD, LPCVD or MBE (PVD)



APCVD - Atmospheric Pressure CVD

LPCVD - Low Pressure CVD

PECVD - Plasma Enhanced CVD

MOCVD - Metal Organic CVD

PVD – Physical Vapor Deposition (not a CVD process)



***CVD CHEMISTRY***

Epi



Polysilicon



Silicon Nitride



Low Temperature Oxide



Tungsten


(Selective on Si not on SiO<sub>2</sub>)

TEOS

(tetraethyl orthosilicate)




TiN (TDMAT)

reduction of Ti[N(CH<sub>2</sub>CH<sub>3</sub>)<sub>2</sub>]<sub>4</sub>


## *EPITAXIAL LAYER GROWTH*

Epitaxial Layer Growth is the formation of single crystal material on a single crystal substrate.




Allows lightly doped layers to be grown on top of heavily doped material, which is impossible through diffusion. Thickness from 1 to 20 micrometers and doping from  $1\text{E}15 \text{ cm}^{-3}$  to  $1\text{E}17 \text{ cm}^{-3}$


Deposition rate of 0.4 to 1.5 microns/minute at 1150-1230 °C



## THE EFFECT OF GAS RATIO ON THE REACTION



Growth Rate of Silicon vs. Mole Fraction of  $\text{SiCl}_4$



Rochester Institute of Technology  
Microelectronic Engineering

***OTHER EPITAXIAL LAYER GROWTH CHEMISTRIES***

SiCl<sub>4</sub> silicon tetrachloride, deposition rate of 0.4-1.5 μm/min @ 1150-1250 °C

SiHCl<sub>3</sub> trichlorosilane, deposition rate of 0.4-2.0 μm/min @ 1100-1200 °C

SiH<sub>2</sub>Cl<sub>2</sub> dichlorosilane, deposition rate of 0.4-3.0 μm/min @ 1050-1150 °C


SiH<sub>4</sub> silane deposition rate of 0.2-0.3 μm/min @ 950-1050 °C

**SiCl<sub>4</sub>**

High Growth Rate  
High Temperature  
Wafer Warpage  
Out Diffusion

**SiH<sub>4</sub>**

Low Temp  
Low Growth Rate  
More Dangerous





## SELECTIVE EPITAXIAL-CHANNEL MOSFET

### An 0.18- $\mu\text{m}$ CMOS for Mixed Digital and Analog Applications with Zero-Volt- $V_{\text{th}}$ Epitaxial-Channel MOSFET's

Tatsuya Ohguro, *Member, IEEE*, Hiroshi Naruse, Hiroyuki Sugaya, Eiji Morifuji, *Member, IEEE*,  
Sinichi Nakamura, Takashi Yoshitomi, *Member, IEEE*, Toyota Morimoto, Hideki Kimijima,  
Hisayo Sasaki Momose, *Member, IEEE*, Yasuhiro Katsumata, *Member, IEEE*, and Hiroshi Iwai, *Fellow, IEEE*



**Abstract**—An 0.18- $\mu\text{m}$  CMOS technology with multi- $V_{\text{th}}$ 's for mixed high-speed digital and RF-analog applications has been developed. The  $V_{\text{th}}$ 's of MOSFET's for digital circuits are 0.4 V for NMOS and  $-0.4$  V for PMOS, respectively. In addition, there are n-MOSFET's with zero-volt- $V_{\text{th}}$  for RF analog circuits. The zero-volt- $V_{\text{th}}$  MOSFET's were made by using undoped epitaxial layer for the channel regions. Though the epitaxial film was grown by reduced pressure chemical vapor deposition (RP-CVD) at 750 °C, the film quality is as good as the bulk silicon because high pre-heating temperature (940 °C for 30 s) is used in  $\text{H}_2$  atmosphere before the epitaxial growth. The epitaxial channel MOSFET shows higher peak  $g_m$  and  $f_T$  values than those of bulk cases. Furthermore, the  $g_m$  and  $f_T$  values of the epitaxial channel MOSFET show significantly improved performances under the lower supply voltage compared with those of bulk. This is very important for RF analog application for low supply voltage. The undoped-epitaxial-channel MOSFET's with zero- $V_{\text{th}}$  will become a key to realize high-performance and low-power CMOS devices for mixed digital and RF-analog applications.

The sacrifice oxide was removed selectively in the analog n-MOSFET area by using a mask step [Fig. 1(b), (ii)]. Then, undoped epitaxial Si layer of 30 nm was grown selectively on this area by RP-CVD [Fig. 1(b), (iii)]. The process conditions of RP-CVD are listed in Table III. Just prior to the deposition, the native oxide layer was evaporated by using *in situ* high-temperature pre-heating at 940 °C for 30 s in  $\text{H}_2$  atmosphere. A 30 nm intrinsic or undoped silicon epitaxial layer was grown at 750 °C by using  $\text{SiH}_2\text{Cl}_2$  gas. The growth rate is 2 nm/min.

## *SOS - SILICON ON SAPPHIRE*


Thin layer of epitaxial single crystal silicon, combined with trench isolation, to make isolated devices

Starting Sapphire wafer,  $\text{Al}_2\text{O}_3$ , Single crystal and a Silicon epitaxial layer can be grown on it.






***SIMOX -SEPARATION BY ION IMPLANTED OXYGEN***


Thin layer of single crystal silicon, combined with trench isolation, to make isolated devices



1 Million Electron Volt, High Dose ( $2E18$ ) Implant, to Make a Buried Dielectric Layer of  $SiO_2$  or  $Si_3 N_4$ , Also 200KeV, High Dose Implant followed by anneal and Epitaxy Growth

## CRYSTALLINITY

- **Amorphous** - No recognizable long-range order 
- **Polycrystalline** - Completely ordered in small domains, disjoint or misoriented from one another 
- **Crystalline** - The entire solid is made up of atoms in an orderly array. The overwhelming number of devices made today use crystalline silicon. 
- Thin film transistors for applications like liquid crystal displays can be made in amorphous or polycrystalline material, but suffer from degraded material and electrical properties.
- In general, it takes more energy (usually as heat) to create a more ordered material. For example, silane decomposition in an LPCVD furnace at  $550^{\circ}\text{C}$  results in amorphous silicon whereas the same process at  $610^{\circ}\text{C}$  results in polysilicon deposition.
- Much higher temperatures are needed to grow silicon epitaxially (follows the substrate crystal structure). You can only grow single crystal silicon on a silicon crystal (or something very close such as sapphire).



## ***POLY SILICON DEPOSITION BY LPCVD***

Polysilicon is used as a gate material, for resistors and for capacitors. In EEPROM's and CCD's two layers of overlapping poly is used in the basic structure. Poly can withstand high temperatures and as a result can be deposited prior to drain and source formation. Poly can be deposited undoped and doped later by diffusion or ion implantation or it can be deposited and doped at the same time (insitu)




### **RIT 6" LPCVD Tool, Poly 610°C Polysilicon Deposition (undoped):**

Temperature = 610 °C  
Pressure = 300 mTorr  
Gas = Silane (SiH<sub>4</sub>)  
Flow = 100 sccm  
Rate = 75 Å/min


### **RIT 6" LPCVD Tool, Poly 650°C Polysilicon Deposition (undoped):**

Temperature = 650 °C  
Pressure = 300 mTorr  
Gas = Silane (SiH<sub>4</sub>)  
Flow = 100 sccm  
Rate = 120 Å/min



***SILICON NITRIDE BY LPCVD***

Films can be deposited up to about 5000 Å directly on silicon before the stress is so large that the film fractures (Dr. Lane, Dr. Fuller). Pad oxide under the nitride film and special silicon rich nitride films may allow nitride film thickness over 5000 Å.

**RIT 6" LPCVD Tool****Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) (stochiometric):**


Temperature = 810 °C

Pressure = 400 mTorr

Dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>), Flow = 60 sccmAmmonia (NH<sub>3</sub>), Flow = 150 sccm



Rate = 60 Å/min +/- 10 Å/min

Recipe: Factory Nitride 810



## *STRESS IN SILICON NITRIDE FILMS*

Stress in an 8000 Å  
Nitride Film



## FILM STRESS IN SILICON NITRIDE

Kenneth L. Way, Jr. did his senior project on stress in silicon nitride films as a function of the ratio of ammonia to dichlorosilane. Samples were coated with flows as follows and stress was measured at ADE corporation. The silicon nitride was etched off of the backside of the wafer so that the stress curvature was due to the layer on the front side only.

Flow	Stress x E 9 dynes/cm <sup>2</sup>
10:1	14.63
5:1	14.81
2.5:1	12.47
1:1	10.13
1:2.5	7.79
1:5	3
1:10	0

Stress;  $R = (E/(6(1-\nu))) * (d^2/(Rt))$   
 where E is Youngs modulus,  $\nu$  is Poissons ratio, d and t are substrate and film thickness  
 R is negative for tensile


**Compressive Stress**



**Tensile Stress**



Tencore P2




Also see: T.H Wu, "Stress in PSG and Nitride Films as Related to Film Properties and Annealing", Solid State Technology, p 65-71, May 1992.



## *LOW STRESS SILICON NITRIDE DEPOSITION*


The process details for low stress silicon nitride are NH<sub>3</sub> flow of 4% to give 20 sccm and Dichlorosilane flow of 97% to give 200 sccm and a Deposition Pressure of 650 mTorr.

9-6-96 Dr. Fuller did a 100 min deposition giving 8100Å (center) to 8800Å (edge) nitride thickness which did not fracture due to stress. It is a definite improvement.



## *LOW TEMPERATURE OXIDE (LTO) BY LPCVD*

Oxide is used as an interlevel dielectric in multilayer metal processes. Because aluminum and silicon interact at ~570 C it is necessary to deposit the interlevel dielectric at lower temperatures.



### **RIT 6" LPCVD Tool**

#### **Low Temperature Silicon Oxide:**


Temperature = 425 °C

Pressure = 300 mTorr


Silane (SiH<sub>4</sub>), Flow = 100 sccm

Oxygen (O<sub>2</sub>), Flow 120 sccm

Rate = 90 Å/min +/- 10 Å/min




***LTO USING CAGED BOAT AND INJECTOR TUBES***



*Rochester Institute of Technology*  
*Microelectronic Engineering*

CVD

*LTO*



In 4" LPCVD

Using 6" LPCVD  
Caged Boat and Injectors

*Rochester Institute of Technology*  
*Microelectronic Engineering*

## HTO - HIGH TEMPERATURE OXIDE


High temperature oxide is a Chemical Vapor Deposition (CVD) process that can give oxides with properties very similar to thermally grown oxide. Compared to Low Temperature Oxide (LTO) the HTO films are more uniform in thickness across the wafer, more conformal, denser, have higher dielectric strength and would be better for Shallow Trench Isolation (STI), side-wall spacers and inter-poly dielectrics than LTO.

### Low Temperature Oxide (LTO)



Deposition Temperature 300 to 500°C


### High Temperature Oxide (HTO)




Deposition Temperature 850 to 950 °C

No Caged Boat  
and Injectors

With Caged Boat  
and Injectors



LTO films showing poor thickness uniformity





***HTO - HIGH TEMPERATURE OXIDE*****MEMS Exchange advertizes their HTO**

930 °C, 360mT, Dep. Rate 50A/min


**UC Berkeley advertizes**800 °C, DCS-20 sccm, N<sub>2</sub>O-100 sccm, Dep. Rate 4.6A/min**RIT Process**900 °C, 400 mT, DCS-60 sccm, N<sub>2</sub>O-150 sccm, Dep. Rate ~16.7A/min

$$R = R_0 * \exp\left(\frac{-E_A}{k * T}\right)$$

Activation Energy = 0.84eV


R<sub>0</sub> = 4.9E4 Å/min and k=8.60e-5 eV/°K70 min Dep Results  
Pattern 25  
Program 02

Pt	X <sub>ox</sub> (Å)	n
1	1152	1.456
2	1192	1.454
3	1157	1.457
4	1161	1.457
5	1170	1.456




## *LPCVD OXIDE FROM TMCTS*

TMCTS or “TOMCATS” (Tetramethylcyclotetrasilane) is a Schumacher liquid source material for low temperature deposition of undoped and doped glass. TMCTS is not pyrophoric and is non-corrosive eliminating the exposure hazards and elaborate safety equipment required for silane based processes. TMCTS reacts with O<sub>2</sub> and other oxygen sources between 500 and 700 °C. Normally at 580 °C TMCTS provides a deposition rate ~85 Å/min. TMCTS can be combined with TMPi (Trimethylphosphite) or TMB (Trimethylborate) to provide an all liquid source for deposition of BPSC (BoroPhosphoSilicate Glass)



CVD

# TMCTS - SYSTEM DESIGN



MFC  
+  
Valve

MFC  
+  
Valve

MFC  
+  
Valve

MFC  
+  
Valve


O<sub>2</sub>

TMPi

TMB

TMCTS  
&  
HEATER

Rochester Institute of Technology  
Microelectronic Engineering





***FELD - CVD SYSTEM***


FELD Flash Evaporation Liquid Delivery for delivery of vaporized precursors for thin films such as:

Strontium Bismuth Tantalate  $\text{SrBi}_2\text{Ta}_2\text{O}_9$

Lanthanum-modified lead zirconate titanate (PZT)

Strontium Titanate  $\text{SrTiO}_3$


Barium Strontium Titanate  $(\text{Ba}_{0.4}\text{Sr}_{0.6})\text{TiO}_3$



***PLASMA ENHANCED CVD***

Why? LPCVD Silicon Nitride,  $\text{SiH}_4 + \text{NH}_3$  @ 700-900 C  
PECVD Silicon Nitride,  $\text{SiH}_4 + \text{NH}_3$  @ 200-350 C

Using an RF source to create a plasma significantly reduces the deposition temperature and reduces the thermal budget



## PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A)

Step 1

Setup Time = 15 sec

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 0 watts

TEOS Flow = 400 scc

O<sub>2</sub> Flow = 285 scc

Step 2 – Deposition

Dep Time = 55 sec (5000 Å)

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 205 watts

TEOS Flow = 400 scc

O<sub>2</sub> Flow = 285 scc

Step 3 – Clean

Time = 10 sec

Pressure = Fully Open


Susceptor Temperature= 390 C

Susceptor Spacing= 999 mils

RF Power = 50 watts

TEOS Flow = 0 scc

O<sub>2</sub> Flow = 285 scc




***ELECTRON-CYCLOTRON RESONANCE (ECR)***

Single wafer system

Microwave plasma within a magnetic field oriented parallel to the direction of propagation of the microwaves


The electrons (in resonance) orbit in the direction of the magnetic field and thus have a very long mean free path increasing the ionization probability and resulting in a higher density plasma source (orders of magnitude higher than in an RF only plasma)  
External RF bias is used to tailor the ion energy and flux



Solid State Technology, Nov. 1995



*Rochester Institute of Technology*  
*Microelectronic Engineering*

***RAPID THERMAL PROCESSING (RTP)***





*Rochester Institute of Technology  
Microelectronic Engineering*

**RADIANT HEATING EPI REACTOR**



***RADIO FREQUENCY HEATING (RF)***



## *LPCVD EQUIPMENT*

### RIT's 6" and 4" LPCVD Systems



*Rochester Institute of Technology  
Microelectronic Engineering*



## *PECVD OF CARBON FILM (DIAMOND LIKE FILM)*


Drytech Quad Tool – Chamber 4  
CH<sub>4</sub> flow 45 sccm +/- 40%  
50 mTorr +/- 10%  
200 Watt +/- 50%  
Deposition Rate ~ 300 Å/min  
Index of Refraction = 1.8

Etch Rate:


In KOH = ~ 0

In BHF = ~ 0

In Oxygen Plasma = fast




Ellipsometer Measurement  
Pattern 20 Program 26 to find Index NU  
Pattern 20 Program 21 to find Thickness TU




## ***SAFETY CONSIDERATIONS FOR CVD***


Toxic, Flammable gas is stored in exhausted gas cabinets, each with sprinkler and gas leak detector. The bottles have small diameter (0.010") orifice to limit gas flow from the tank in case of a broken distribution line.





## *BURN BOX*

The correct name is controlled combustion/reaction system. Exhaust gas exits through the “burn box” which is heated to 850 °C. At this temperature the exhaust gas reacts with air and any material that can burn is burned under controlled conditions within the “burn box”




**STEP COVERAGE WITH CVD FILMS**


Deposition Rate is Proportional  
to Arrival Angle



- a) High surface migration rate  
conformal coating  
b) Low surface migration rate




## FLOW OF PHOSPHO/BORO/SILICATE GLASS




Conformal Coating

0.0% wt. P




(a)


2.2% wt. P



(b)





4.6% wt. P




7.2% wt. P

After anneal in steam at 1100 °C for 20 min




*REFLOW OF BPSG*

4 wt % P and 4 wt % B reflowed at 930 °C for 25 min.



## REFERENCES

1. Silicon Processing for the VLSI Era, Volume 1, 2<sup>nd</sup> Edition, Stanley Wolf, Richard Tauber, Lattice Press, 2000.
2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.



***HOMEWORK - CVD***

1. Design a process to give a 1500 Å thick silicon nitride film.
2. Design a process to deposit a 6000 Å thick poly silicon film.
3. A particular process is reaction rate limited at 700 °C and the activation energy is 2 eV. At this temperature the deposition rate is 1000 Å/min. What would you expect the deposition rate to be at 800 °C? If the measured deposition rate at 800 °C is lower than expected what might the conclusion be? How would you prove it?

