ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

СМР

# **Chemical Mechanical Planarization**

# Dr. Richard Lane, Dr. Michael Jackson Dr. Lynn Fuller

Webpage: http://poeple.rit.edu/lffeee Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: Lynn.Fuller@rit.edu Department webpage: http://www.microe.rit.edu

**Rochester Institute of Technology** 

Microelectronic Engineering

3-27-2010 lec\_CMP.ppt

© March 27, 2010 Dr. Lynn Fuller, Professor

	СМР							
Chen	nical Mechanical Planarization							
	Polishing for the purpose of planarizing integrated circuit structures, and other microelectronic devices.							
Chemical Mechanical Polishing								
	Includes traditional polishing, eg. Optics, semiconductor wafer preparation, metals							
	Rochester Institute of Technology Microelectronic Engineering							

# **OUTLINE**

#### Introduction

What do we mean "to planarize" an IC? Why do we need to planarize? Are there other ways to planarize? Principles of polishing and planarization What is CMP of Integrated Circuits? Why is CMP so great? Copper Interconnect References Homework

**Rochester Institute of Technology** 

Microelectronic Engineering



=	CMP	
	CMD	
	CMP	



Rochester Institute of Technology Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor

# MOORE'S LAW

The number of transistors per chip doubles every 18 months, at no cost to customers.\*

The industry has kept pace with Moore's Law:

Transistors keep getting smaller.

Transistors keep getting closer together.

Transistors keep getting faster.

# The result of these trends:



Real estate on a chip is very expensive. A chip can no longer be built like a printed circuit board with wires (metal pattern) taking up most of the chip area. The patterned metal layers are placed above the chip and separated by insulators. This is called a <u>multilevel interconnect system.</u>

Rochester Institute of Technology

Microelectronic Engineering

## SIA ROADMAP

CMP

YEAR	1997	1999	2001	2003	2006	2009	2012
ITEM							
CD-GATE	0.25	0.18	0.15	0.13	0.10	0.07	0.05
CD-METAL	0.30	0.22	0.18	0.15	0.11	0.08	0.06
DRAM	256M	1G	2G	<b>4</b> G	16G	64G	256G
Size (mm)	22x22	25x32	25x34	25x36	25x40	25X44	25X52
# MASKS	22	22	23	24	24-26	26-28	28
# METAL LEVELS DRAM	2-3	3	3	3	3	3	3
Microprocessor	4-5	5	5-6	6	6-7	7	7-8

For each additional mask, you add another metal CMP step.

Rochester Institute of Technology

Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor







ADDITIVE STEP HEIGHTS WITH UNPLANARIZED MULTILEVEL INTERCONNECTS

§ Multilevel Interconnects required for high-density integrated circuits.
§ Build-up of patterned layers degrades planarity of the surface.
§ This is <u>worse case</u>. Several partial planarization techniques are in common use.



## SIX LAYER ALUMINUM, W PLUGS, CMP, DAMASCENE OF LOCAL W INERCONNECT

СМР

Six levels aluminum interconnect with tungsten plugs, CMP, and damascene of local tungsten interconnect for 0.18 µm gates.



Rochester Institute of Technology Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor



© March 27, 2010 Dr. Lynn Fuller, Professor





#### WHY DO WE NEED TO PLANARIZE?

## **§ High density circuits**

- Sub-micron features require the highest resolution imaging techniques. This implies short wavelength and high numerical aperture lenses resulting in small depth of focus. CMP provides a flat surface so small depth of focus is not an issue.
- Sub-micron devices require shallow trench isolation which requires CMP
- Sub-micron devices at high packing density require more than three levels of sub-micron interconnect wiring which requires CMP.

**Rochester Institute of Technology** 

Microelectronic Engineering

CANON FPA-2000 i1 STEPPER

СМР



i-Line Stepper  $\lambda = 365 \text{ nm}$ NA = 0.52,  $\sigma = 0.6$ Resolution = 0.7  $\lambda$  / NA = ~0.5  $\mu$ m 20 x 20 mm Field Size Depth of Focus =  $k_2 \lambda/(NA)^2$ = 0.8  $\mu$ m Rochester Institute of Technology Microelectronic Engineering



© March 27, 2010 Dr. Lynn Fuller, Professor





## WHAT IS PLANARIZED, SPECIFICALLY?

§ <u>Front end Applications</u> (FEOL) - Devices in the active regions of the silicon wafer, such as:

Shallow trench isolation (STI) Trench capacitors Inter-polysilicon dielectrics

§ <u>Back end applications</u> (BEOL) - Metal and dielectric films which comprise the wiring of the millions of devices in the silicon wafer.

> Pre-metal dielectrics (doped oxides, e.g.BPSG, PSG) Lateral and Vertical interconnections (Al, W, Cu, Ta, Ti, TiN, doped Silicon Cu-alloys, Al-alloys) Intermetal dielectrics (TEOS, SOG, SiO<sub>2</sub>, BPSG, PSG, Si<sub>3</sub>N<sub>4</sub>)



Rochester Institute of Technology

Microelectronic Engineering

## **METHODS OF PLANARIZATION**

СМР

- **§** Thermal flow
- § CVD and Reflow
- **§ RIE Etchback of sacrificial layer**
- § Spin-on-glass (SOG)
- **§ Variations of above**
- § CMP

**Rochester Institute of Technology** 

Microelectronic Engineering

## WHY IS CMP SO GREAT?

- § It is the only process which can planarize on a global scale.
  - § Alternative planarization processes are affected by the pattern size and density.

# § It is an <u>enabling</u> process:

- **§ Maximizes lithographic performance.**
- § Improves cleaning.
- **§ Reduces yield limiting defects from other processes.**
- **§ Permits the use of difficult-to-etch metals such as Cu.**

**Rochester Institute of Technology** 

Microelectronic Engineering









#### WHAT IS CHEMICAL MECHANICAL PLANARIZATION?

СМР

# § CMP

- To flatten the surface of an integrated circuit <u>by using</u> <u>a polishing process</u>, i.e., by rubbing with a pad and slurry to remove the high regions of the circuit.
- High regions on the circuit should be removed by an equal amount, regardless of their area. Removal should be uniform across the whole wafer (many circuits).
- Removal must occur without causing damage to the circuit, or the wafer.

**Rochester Institute of Technology** 

Microelectronic Engineering

## WHAT IS LAPPING and POLISHING?

Lapping –

To planarize or to create desired shape or dimension. To produce a uniformly abraded surface with known degree of sub-surface damage ( $\sim 1/4$  of grit size) Slurry of water and 8-micrometer alumina grit. Cast iron lapping plates, double side lapping produces flatness and parallelism  $< 2 \,\mu m$ . Typical removal,  $50 \,\mu m$  per side. Polishing – To remove residual damage from lapping To produce no new damage To create a microscopically smooth surface Does not change the shape of the surface Gentle rubbing with a soft pad saturated with polishing slurry (CeO2, Fe2O3, ZrO2, SiO2). It involves both a chemical and a mechanical component. At pH=10.5





#### **WESTECH**

CMP





Rochester Institute of Technology Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor

**CMP TOOL MANUFACTURERS** 

СМР



**Applied Materials** Cranfield Precision Ebara Fujikoshi Lapmaster Mitsubishi Nutool Okimoto Peter Wolters Presi Sony Speedfam/IPEC Strasbaugh Toshiba

© March 27, 2010 Dr. Lynn Fuller, Professor



#### **POST CMP CLEAN TOOLS**

СМР



Tools

Dai Mippon Screen (DNS) Oliver Design OnTrak Systems (Lamb) Solid State Equipment Speedfam/IPEC Sumitomo Metals Toshiba

PVA Brush Rollers Cupps Industrial Kanebo Merocel Syntax Universal Photronics

**Rochester Institute of Technology** 

Microelectronic Engineering





#### PADS

Impregnated – non woven polyester base, saturated with polyurethane which binds the base together when cured. Pad is abrasively buffed to condition it for use. Range of hardness and densities are available.

Cast – foamed polyurethane is cast in molds and cross-linked, after which it is sliced into sheets from 0.020 to 1.25 inches thickness. A wide range of density and hardness is available.

Coated – a non woven polyester base is coated with a polyurethante formulation which forms a skin layer which is abrasively buffed before use. Often used as a final cosmetic polish after stock removal with cast or impregnated pads.

Rochester Institute of Technology

Microelectronic Engineering



© March 27, 2010 Dr. Lynn Fuller, Professor


© March 27, 2010 Dr. Lynn Fuller, Professor

## PAD CONDITIONING

Purpose

to help maintain stability of removal rate in CMP To maintain long pad life To maintain removal rate uniformity within wafer Removes imbedded and caked debris in pad surface Exposes uniform pad material Abrades pad surface Maintains planar pad surface

Technique

A diamond plated disc is applied to the pad using a prescribed downward force and rotation program, in the presence of water

Rochester Institute of Technology

Microelectronic Engineering

# **SLURRIES**

Metals Colloidal alumina and ferric nitrate, low pH

Weak oxide film is formed using MnO2 based polishing agent, which is removed with MnO2 mechanical action.

## Oxides

Colloidal Silica (sub micron particle size) in water with KOH or NH4OH, pH of 10.5

Cerium Oxide CeO2 (sub micron particle size), High Ph

Zirconium oxide

Rochester Institute of Technology

Microelectronic Engineering







### **SLURRY MANUFACTURERS**

CMP



Cabot EKC Technologies Fujimi Intersurface Dynamics Praxair Rodel Transelco/Ferro Universal Photonics

Rochester Institute of Technology

Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor

### FACTORY STI PROCESS (FACTSTI)

- § Carrier speed: 30 RPM
- § Platen speed: 100 RPM
- § Without back pressure
- § 8 PSI down force (36 PSI on the gauge)
- § Slurry (made for STI, see pages below)
- § Slurry flow rate (60 mL/min)
- § Pad conditioning: before every run
- § Temperature: 80°C
- Clear almost every die Even edge die (Depends on Pattern Density)
- § Polishing time: 2min 30 sec for 6500A oxide

Rochester Institute of Technology Microelectronic Engineering Peng Xie and Mike Aquilino

After 2.25 minutes of Polishing

#### CMP

### **CMP SLURRY**

Eminess Technologies, Inc. 1620 West fountainhead Pkwy, Suite 510 Tempe, AZ 85282 Tel (408)505-3409, 888-899-1942, fax (480)951-3842

## http://www.EMINESS.com

http://www.electronicmaterials.rohmhaas.com

1/05/06 Order:N-2350-P Nalco 2350, 5 gal pail \$166 each, Mfg by Rohm and Haas, Silica, 70-100nm particle size, weight % 28, KOH, pH 11.4-12.4

R-10027556 Klebosol 1501-50 Colloidal Silica 5 gal pail \$255 each, Mfg AZ Electronic Materials, Clariant's Klebosol line of silica slurrys,50nm particles, KOH pH 10.9 50% solids

R-10087555 EXP CELEXIS CX94S Single Component Slurry, 20Liter pail \$235 each, Mfg by Rohm and Haas Ceria 20nm particles, STI, pH ~7

Rochester Institute of Technology

Microelectronic Engineering



Polishing pressure greatest on small, elevated features (active). Pad may contact larger low areas (large field regions) called dishing.

Rochester Institute of Technology Microelectronic Engineering

### **PRESTON'S EQUATION**

Removal rate is proportional to pressure and velocity:

R $\alpha$ S F/AOr:R = Kp S F/Ain which:R = removal rateS = relative velocityF = Force on work pieceA = area in contact with pad.Kp = Preston coefficient

Volume removal: RA = Kp S F

Many polishing processes obey this relationship fairly well, however it ignores any chemical effects.

Rochester Institute of Technology

Microelectronic Engineering

Preston, F., (1927)

© March 27, 2010 Dr. Lynn Fuller, Professor



### PARAMETERS THAT AFFECT REMOVAL RATE

СМР

**Slurry Chemicals** pН **Buffering** agents oxidizers complexing agents concentration dielectric constant Slurry Abrasive type size concentration pН suspension stability Slurry Flow Rate Films being Polished Temperature

**Downward Pressure** Platen Speed Carrier Speed Pattern Geometries Feature Size Pattern Density Pad Type fiber structure pore size hardness elastic and shear modulus thickness embossing or perforations conditioning aging effects chemical durability Wafer size

(5X removal rate/ 20 °C)

Rochester Institute of Technology

Microelectronic Engineering

#### CMP

### CHANGE AND EFFECT

Increase pressure – increase removal rate, degrade surface finish Increase carrier speed – increase removal rate, degrade uniformity Increase platen speed – increase removal rate, degrade uniformity Increase slurry flow – decrease removal rate, improve surface finish

Rochester Institute of Technology

Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor











### TILING FOR STI LAYER MASKMAKING

СМР

Synopsys, Inc. CATS Software for transcription of CAD design files into readable e-beam and laser formats.





#### CMP

#### CATS



### TILING FOR RIT'S ADV-CMOS PROCESS STI LEVEL

Ring oscillator

СМР

**COMPACT NO** TILE ONLY NO TILE SHAPE RECTANGLE TILE SIZE 50,25 DILE DELTA 75,50 TILE CLEAR 50,50 TILE SHIFT 25,0



#### CMP **REMOVE TILING NEAR ALIGNMENT MARKS** Canon PA mark

© March 27, 2010 Dr. Lynn Fuller, Professor

### SHALLOW TRENCH ISOLATION CMP

We have made great progress in doing the CMP for our advanced CMOS process shallow trench isolation (STI). The progress has been made through:

1. Getting the Westech CMP tool working correctly.

2. Getting a slurry especially made for STI that removes oxide and stops on nitride.

3. Adding tiles (dummy features) to the mask area outside of the active regions during computer aided transcription CATS prior to maskmaking. (and using tile exclusion design layer)

4. Paying attention to film stack in streets between die.

**Rochester Institute of Technology** 

Microelectronic Engineering





## METAL POLISHING

- Corrosion of the metal by the slurry (chemical)
- Passivation (self-limiting corrosion due to surface protective layer, usually oxide)
- Removal of the passivation from the high regions, from the action of the pad/slurry attrition.
- Reformation of the passivation layer on the exposed metal surfaces.

**Rochester Institute of Technology** 

Microelectronic Engineering







## DESIGN IMPLICATIONS OF METAL DISHING AND EROSION Large metal features will dish severely § Oxide supporting structure will reduce dishing; § therefore dummy features are effective. § The more oxide supporting features, the less erosion. § Trade-off between metal conductivity and planarity. Ş Problem areas: § Alignment marks, test structures, power lines, layout complexity.

**Rochester Institute of Technology** 

Microelectronic Engineering

## **COPPER INTERCONNECTS**

### Advantages:

Cu has excellent conductivity  $1.7 \mu\Omega$ -cm (Al:  $3.0 \mu\Omega$ -cm) Cu = 10x electromigration resistance compared to Al. Lower manufacturing cost (assuming dual Damascene)

### **Disadvantages:**

Cu diffuses fast, poisons silicon, requires good barrier layer. No proven plasma etching process, requires damascene process. CVD deposition is difficult, needs alternative dep. process.







### **CU DEPOSITION METHODS**

- § PVD: Step coverage limited, especially for sub-micron, high aspect ratio features.
- § CVD: Conformal, uses metal-organic precurser, development required, high cost. May be required for future smaller geometries.
- § Electroplating: Promising, good conformality and filling properties. Requires seed layer deposited by PVD Not a commonly used method in IC processing.
- § Electroless plating: Still requires a seed layer, (conductive material)

**Rochester Institute of Technology** 

Microelectronic Engineering

### Cu INTERCONNECT

CMP



Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor

### **ENDPOINT DETERMINATION METHODS**

Calculated Time from Measured Rate Frictional Force Change – Motor Current Temperature of Pad Chemical Indicator Electrochemical Potential In-situ Thickness Measurement Polish Stop Layers, Selectivity

**Rochester Institute of Technology** 

Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor

## SIGNIFICANCE OF CMP

- § Current DRAMs use 3-4 layers of metal.
  - § (There are two polishes at each level.)
- **§ Average high-end ICs use four layers of metal** 
  - § Intel up to 6 layers in 1996.
- § Copper technology anticipates significantly more metal levels, but only one polish per level.
  - § (Assuming dual damascene process.)
- § CMP is widely accepted now, after the industry overcame the old paradigm of always keeping the wafer clean.
- § CMP adds cost, (\$7-10 per wafer) but its ability to enhance other processing steps while improving circuit performance results in a significant overall benefit.

Rochester Institute of Technology Microelectronic Engineering Electronic News, p.1, July (1996)


**Rochester Institute of Technology** 

Microelectronic Engineering

## HOMEWORK - CMP

Visit your CMP area or interview a CMP expert and determine:

- 1. Type of equipment used.
- 2. How endpoint is determined.
- 3. What pads and slurry are used.
- 4. When are the pads replaced.
- 5. What different processes are done. (e.g. what is different when CMP oxide, CMP metal, etc.)

**Rochester Institute of Technology** 

Microelectronic Engineering

© March 27, 2010 Dr. Lynn Fuller, Professor