

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Hand Calculations for RIT's Advanced CMOS Process


**Dr. Lynn Fuller**

Microelectronic Engineering  
Rochester Institute of Technology  
82 Lomb Memorial Drive  
Rochester, NY 14623-5604  
Tel (585) 475-2035  
Fax (585) 475-5041

Webpage: <http://people.rit.edu/lffeee>


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department webpage: <http://www.microe.rit.edu>



*OUTLINE*

Introduction  
Calculations



## INTRODUCTION

RIT is supporting two different CMOS process technologies. The older p-well CMOS and SMFL-CMOS have been phased out. The SUB-CMOS process is used for standard 3 Volt Digital and Analog integrated circuits. This is the technology of choice for teaching circuit design and fabricating CMOS circuits at RIT. The ADV-CMOS process is intended to introduce our students to process technology that is close to industry state-of-the-art. This process is used to build test structures and develop new technologies at RIT.

RIT p-well CMOS	$\lambda = 4 \mu\text{m}$	$L_{\text{min}} = 8 \mu\text{m}$
RIT SMFL-CMOS	$\lambda = 1 \mu\text{m}$	$L_{\text{min}} = 2 \mu\text{m}$
RIT Sub $\mu$ -CMOS	$\lambda = 0.5 \mu\text{m}$	$L_{\text{min}} = 1.0 \mu\text{m}$
RIT Advanced-CMOS	$\lambda = 0.25 \mu\text{m}$	$L_{\text{min}} = 0.5 \mu\text{m}$

**RIT ADVANCED CMOS VER 150**

**RIT Advanced CMOS**

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$  or 10 ohm-cm, n or p

$N_{n\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

$N_{p\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

Shallow Trench Isolation

Field Ox = 4000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$

$L_{min} = 0.5 \text{ } \mu\text{m}$

LDD/Nitride Side Wall Spacers

TiSi<sub>2</sub> Silicide

Tungsten Plugs, CMP, 2 Layers Aluminum





Long  
Channel  
Behavior


Supply = 3 Volt

$V_{th} = \pm 0.75 \text{ Volts}$

*RIT ADVANCED CMOS*



**LAMBDA, Lmin, Ldrawn, Lmask, Lpoly, Lint, Leff, L**



Lambda = design rule parameter,  $\lambda$ , ie  $0.25\mu\text{m}$

$L_{min}$  = min drawn poly length,  $2\lambda$   $0.50\mu\text{m}$

$L_{mask}$  = ? Depends on +/--bias  $1.00\mu\text{m} \times 5$

$L_{resist}$  after photo (resist trimming??)  $0.50\mu\text{m}$

$L_{poly}$  after poly etch  $0.40\mu\text{m}$

$L_{poly}$  after poly reoxidation  $0.35\mu\text{m}$

$0.30\mu\text{m}$

$0.20\mu\text{m}$

$0.11\mu\text{m}$

Internal Channel Length,  $L_{int}$  = distance between junctions, including under diffusion  
 Effective Channel Length,  $L_{eff}$  = distance between space charge layers,  $V_d = V_s = 0$   
 Channel Length,  $L$ , = distance between space charge layers, when  $V_d =$  what it is  
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

**CALCULATION OF SC LAYER SIZE, ELECTRIC FIELD**

**Width of Space Charge Layer:**

$$W = (W_1 + W_2) = [(2\epsilon/\theta) (\Psi_o + V_R) (1/N_A + 1/N_D)]^{1/2}$$

**Maximum Electric Field:**

$$E_o = - [(2q/\epsilon) (\Psi_o + V_R) (N_A N_D / (N_A + N_D))]^{1/2}$$



Let  $N_A = N_D = 1E17$

Well Doping	Bias (volts)	SC Layer ( $\mu\text{m}$ )	Efield (V/cm)
1E17	0	0.07	-1.09E5
1E17	3	0.14	-2.42E5

Breakdown Electric Field = 3E5 V/cm

$$\epsilon = \epsilon_o \epsilon_r = 8.85E-12 (11.7) \text{ F/m}$$

$$8.85E-14 (11.7) \text{ F/cm}$$



## USING EXCEL SPREADSHEET FOR CALCULATIONS

pn\_electrostatics\_currnet\_temp.xls

Row	Column	Content
10	A	CONSTANTS
11	B	1.38E-23 J/K
12	C	1.60E-19 Coul
13	D	1.12 eV
14	E	8.85E-14 F/cm
15	F	11.7
16	G	1.45E+10 cm-3
17	H	3.00E+05 V/cm
20	A	CALCULATIONS:
21	B	$E_g = E_{go} - (aT^2/(T+B))$
22	C	$n_i^2 = A T^3 e^{(-E_g/KT/q)}$
23	D	$KT/q =$
24	E	$V_{bi} = (KT/q) \ln(N_a N_d / n_i^2)$
25	F	$W = [(2\epsilon/q)(V_{bi} + V_r) / (1/N_a + 1/N_d)]^{0.5}$
26	G	$W_1 = W[N_d / (N_a + N_d)]$
27	H	$W_2 = W[N_a / (N_a + N_d)]$
28	I	$E_o = -[(2q/\epsilon o e r)(V_{bi} + V_a)(N_a N_d / (N_a + N_d))]^{0.5}$
29	J	$C_j' = \epsilon o e r / W$
21	K	1.075 eV
22	L	9.84E+20 cm-6
23	M	0.0259 Volts
24	N	0.78 Volts
25	O	0.14 μm
26	P	0.07 μm
27	Q	0.07 μm
28	R	-1.09E+05 V/cm
29	S	7.31E-08 F/cm2

V	Id
-1	-9.72785E-13
-0.9	-9.72785E-13
-0.8	-9.72785E-13
-0.7	-9.72785E-13
-0.6	-9.72785E-13
-0.5	-9.72785E-13
-0.4	-9.72784E-13
-0.3	-9.72776E-13
-0.2	-9.72355E-13
-0.1	-9.52349E-13
0	0
0.1	4.53343E-11
0.2	2.20336E-09
0.3	1.04931E-07
0.35	7.23973E-07
0.4	4.99503E-06
0.41	7.35024E-06
0.42	1.08159E-05
0.43	1.59158E-05
0.44	2.34202E-05
0.45	3.4463E-05
0.46	5.07127E-05
0.47	7.46242E-05
0.48	0.00010981
0.49	0.000161587
0.5	0.000237776


## HAND CALCULATIONS FOR ADV-CMOS WELL

**The well implant dose is estimated from the selected values of well doping and junction depth of 2.5 $\mu\text{m}$ .**

The dose is the total number of impurity atoms per  $\text{cm}^2$  in the well.

$$\begin{aligned} \text{Dose} &= \int N_{\text{well}} dx = N_{\text{well}} X_j \text{ if we assume the well is uniformly} \\ &\quad \text{doped as } N_s \text{ from the surface } x=0 \text{ to the junction } x=X_j \\ &= N_s \times X_j \\ &= (1\text{E}17 \text{ cm}^{-3}) (2.5\text{E}-4 \text{ cm}) \end{aligned}$$

$$\text{Dose} = 2.5 \text{ E } 13 \text{ cm}^{-2}$$



**HAND CALCULATIONS FOR ADV-CMOS WELL**

**Well calculations for junction depth, well sheet resistance, well surface concentration and average well doping**

Given: Dose=2.5E13, Drive-in Time=6 Hrs Drive in Temp = 1100 C  
Starting wafer 1E15 cm<sup>-3</sup> from 10 ohm-cm

$$N(x,t) = \frac{Q'_A(tp) \text{Exp}(-x^2/4Dt)}{\sqrt{\pi Dt}}$$

Surface concentration

$$N_{ave} = \text{Dose}/x_j$$

## WELL DRIVE CALCULATIONS

### GIVEN

Starting Wafer Resistivity

Starting Wafer Type

Pre Deposition Ion Implant Dose

Drive-in Temperature

Drive-in Time

### Implant.xls

	VALUE	UNITS
Rho =	10	ohm-cm
n-type = 1	0	1 or 0
p-type = 1	1	1 or 0

2.50E+13	ions/cm <sup>2</sup>
----------	----------------------

1100	°C
------	----

360	min
-----	-----

### CALCULATE

Diffusion Constant at Temperature of Drive-in

VALUE	UNITS
1.33E-13	cm <sup>2</sup> /sec

### CALCULATION OF DIFFUSION CONSTANTS

	D0 (cm <sup>2</sup> /s)	EA (eV)
Boron	0.76	3.46
Phosphorous	3.85	3.66

### CALCULATIONS

Substrate Doping =  $1 / (q \mu_{max} Rho)$

VALUE	UNITS
1.33E+15	cm <sup>-3</sup>

### RESULTS

Pre deposition Dose

$x_j$  after drive-in =  $((4 D_d t_d / QA) \ln (N_{sub} (\pi D_d t_d)^{0.5}))^{0.5}$


average doping  $N_{ave} = Dose / x_j$

mobility ( $\mu$ ) at Doping equal to  $N_{ave}$

Sheet Resistance =  $1 / (q (\mu(N_{ave})) Dose)$

Surface Concentration =  $Dose / (pDt)^{0.5}$

VALUE	UNITS
2.50E+13	atoms/cm <sup>2</sup>
2.47	$\mu m$
1.01E+17	atoms/cm <sup>3</sup>
718	cm <sup>2</sup> /V-s
348.2	ohms
2.63E+17	cm <sup>-3</sup>



## WELL CALCULATIONS

Given	$N_s = 1E17 \text{ cm}^{-3}$	$X_j = 2.5 \mu\text{m}$			Dose = $2.5E13 \text{ cm}^{-2}$	Well Drive = 6hr, 1100C
Calculated	$N_s$	$X_j$	$N_{ave} \text{ cm}^{-3}$	$R_{hos} \Omega$		
N-well	2.63E17	2.47	1.01E17	348		
P-well	2.54E17	2.80	8.93E16	768		
Photoresist	13000Å		Boron Emax	105KeV	Phos Emax	210KeV
Oxide	4000Å		Boron Emin	80KeV	Phos Emin	120KeV

**IMPLANT MASK CALCULATOR** Enter 1 - Yes 0 - No in white boxes

<b>DOPANT SPECIES</b>		<b>MASK TYPE</b>		<b>ENERGY</b>	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="1"/>	<input type="text" value="105"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="0"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		

Thickness to Mask >1E15/cm3 Surface Concentration 12753.72 Angstroms

# SILVACO ATHENA WELL SIMULATION

P-well

Dose=7.0E13

Energy=120KeV

Drive 6 hr, 1100 C

Find:

Nsurface=1E17

Nsti=1E17

Xj=3.0 um

N-well

Dose=3E13

Energy=170KeV

Drive 6 hr, 1100 C

Find


Nsurface=1E17

Nsti=2E16

Xj=3.0um

ATHENA

Data from deckbOAAa13750



## HAND CALCULATIONS FOR ADV-CMOS OXIDE

### Oxide Growth Calculations

Step 4 - Pad oxide 1/3 nitride thickness so oxide target is 500 Å

**55 min at 1000 C dry O2 gives 500 Å, Recipe 250**

Step 10 – Pad Oxide Trench Liner, **500Å, Recipe 250**

Step 23 - Well Drive is in Nitrogen: **no oxide growth, Recipe 11**

Step 30 - Gate Oxide 100Å, **40 min at 900 C dry O2, Recipe 213**

Fowler/Nordheim Tunneling Consideration: **3 volt power supply and max field of 4E6 V/cm gives Xox min of 75 Å, pick 100 Å for gate oxide target thickness**

Step 36 - Poly Reox, **500 Å, Recipe 250**

Step 52 - DS Anneal will be in N2: **no oxide growth, 900C for 30 min., Recipe ???**

Step 67 – Sinter, **Recipe 101 no oxide growth**

## *HAND CALCULATIONS FOR ADV-CMOS POLY*

### **Poly Thickness and Sheet Resistance Calculations**


Poly thickness needs to mask D/S implants (see next page)

Target should be 4000 Å, USL 4500 Å, LSL 3500 Å

$R_{hos} = 1 / (q\mu Dose)$  and Dose is  $4E15$  for both,  $\mu = 20$  and  $10$

Poly Doping by Ion Implant, N+,  $R_{hos} = 78$  ohms

Poly Doping by Ion Implant, P+,  $R_{hos} = 156$  ohms




## DRAIN/SOURCE IMPLANT ENERGY CALCULATIONS

		B11	P31		
	Min Thickness	E max	E max	E used	E used
Resist	13000 Å	105	210		
Poly	3500 Å	50	80	50	50
Oxide	4000 Å	75	115		
Nitride	3000 Å	95	145		


**IMPLANT MASK CALCULATOR** Enter 1 - Yes 0 - No in white boxes

<b>DOPANT SPECIES</b>		<b>MASK TYPE</b>	<b>ENERGY</b>
B11	<input type="text" value="0"/>	Resist	<input type="text" value="80"/> KeV
BF2	<input type="text" value="0"/>	Poly	
P31	<input type="text" value="1"/>	Oxide	
		Nitride	

Thickness to Mask >1E15/cm3 Surface Concentration  Angstroms



## SILVACO ATHENA SIMULATIONS OF D/S IMPLANT



These simulations show that 3000 Å of poly and nitride spacer is enough to block P31 implants from reaching the channel (region 1), the n<sup>+</sup> D/S implant profile is shown in region 2, the LDD n-D/S implant profile is shown in region 3, both after 900 C, 30 min anneal. Note doping  $\sim 1E20$  in D/S and  $\sim 1E18$  in LDD/LDS and  $x_j \sim 0.6 \mu\text{m}$

## HAND CALCULATIONS FOR ADV-CMOS D/S

### D/S Sheet Resistance and Junction Depth Calculations

( $R_{\text{hos}}=1/(\mu q N_D)$ ),  $X_j$  depends on implant energy so  $X_j \sim 0.2$

N-LDD implant dose  $4E13$  and  $50\text{KeV}$ ,  $\mu=100$ ,  $R_{\text{hos}}=1250$  ohms

N+ D/S implant dose  $4E15$  and  $50\text{KeV}$ ,  $\mu=100$ ,  $R_{\text{hos}}=12.5$  ohms

P-LDD implant dose  $4E13$  and  $50\text{KeV}$ ,  $\mu=75$ ,  $R_{\text{hos}}=1667$  ohms

P+ D/S implant dose  $4E15$  and  $50\text{KeV}$ ,  $\mu=75$ ,  $R_{\text{hos}}=16.7$  ohms

Silicide Consideration: will reduce sheet resistance to as low as 5 ohms

### Drain Source Space Charge Layer Calculations

N-D/S using  $N_d=1E18$ ,  $N_a=1E17$  gives  $W=0.10\mu\text{m}$  at  $0\text{V}$  and  $W=0.21\mu\text{m}$  at  $3\text{V}$

N+D/S using  $N_d=1E20$ ,  $N_a=1E17$  gives  $W=0.11\mu\text{m}$  at  $0\text{V}$  and  $W=0.23\mu\text{m}$  at  $3\text{V}$

P-D/S using  $N_a=1E18$ ,  $N_d=1E17$  gives  $W=0.10\mu\text{m}$  at  $0\text{V}$  and  $W=0.21\mu\text{m}$  at  $3\text{V}$

P+D/s using  $N_a=1E20$ ,  $N_d=1E17$  gives  $W=0.11\mu\text{m}$  at  $0\text{V}$  and  $W=0.23\mu\text{m}$  at  $3\text{V}$

## HAND CALCULATIONS FOR ADV-CMOS VT

### Threshold Voltage Calculations, target +0.75 and -0.75 volts


N-MOSFET VT,  $N_{ss}=1E11$ ,  $X_{ox}=100 \text{ \AA}$ ,  $N_a=1E17$ ,  $V_T=0.25$ ,  $W_{dmax}=.103\mu\text{m}$   
Dose= $1.07E12 \times 2 = 2.15E12$  Boron

P-MOSFET VT,  $N_{ss}=1E11$ ,  $X_{ox}=100 \text{ \AA}$ ,  $N_d=1E17$ ,  $V_T=-0.34$ ,  $W_{dmax}=.103\mu\text{m}$   
Dose= $8.76E11 \times 2 = 1.75E12$  Phosphorous

N-Field VT,  $N_{ss}=1E11$ ,  $X_{ox}=4000 \text{ \AA}$ ,  $N_a=1E17$ ,  $V_T=17$  volts

P-Field VT,  $N_{ss}=1E11$ ,  $X_{ox}=4000 \text{ \AA}$ ,  $N_d=1E17$ ,  $V_T=-20$  volts

No channel stop needed



## VT CALCULATIONS

### CONSTANTS

T = 300 K  
 KT/q = 0.026 volts  
 ni = 1.45E+10 cm<sup>-3</sup>  
 Eo = 8.85E-14 F/cm  
 Er si = 11.7  
 Er SiO2 = 3.9  
 E affinity = 4.15 volts  
 q = 1.60E-19 coul  
 Eg = 1.124 volts

### VARIABLES

Na =  cm<sup>-3</sup>  
 Nd =  cm<sup>-3</sup>  
 Nss =  cm<sup>-2</sup>  
 Xox =  Ang

### CHOICES

Aluminum gate  
 n+ Poly gate  
 p+ Poly gate  
 N substrate  
 P substrate

1=yes, 0=No

0
1
0
0
1

} Select one type of gate

} Select one type of substrate

Desired VT

or

Delta VT

Given Dose (Boron)


### CALCULATIONS:

METAL WORK FUNCTION =  
 SEMICONDUCTOR POTENTIAL = +/-  
 OXIDE CAPACITANCE / CM2 =  
 METAL SEMI WORK FUNCTION DIFF =  
 FLAT BAND VOLTAGE =  
 THRESHOLD VOLTAGE =  
 DELTA VT = VTdesired - VT =  
 IMPLANT DOSE =  
 IMPLANT DOSE FOR GIVEN Delta VT =  
 Vt WITH GIVEN DOSE =

### RESULTS

4.122988528 volts  
 0.409409834 volts  
 3.4515E-07 F/cm2      Wdmax =  μm  
 -0.998421306 volts  
 -1.044777963 volts  
 0.25126959 volts  
 0.49873041 volts  
 1.07586E+12 ions/cm2      x 2 =   
 where + is Boron, - is Phosphorous  
 4.31438E+13 ions/cm2      x 2 =   
 0.552587857 volts      assume 1/2 dose in Si


# ION IMPLANT RANGE




Rochester Institute of Technology  
Microelectronic Engineering




**BLANKET PMOS & NMOS VT ADJUST IMPLANT**




Substrate 10 ohm-cm






*PMOS VT IMPLANT*




Substrate 10 ohm-cm



# RIT ADVANCED CMOS PROCESS



**11 PHOTO LEVELS**



**LVL 11 - METAL**

## ADV-CMOS 150 PROCESS

CMOS Versions 150, one level Metal

- |                                       |                                |                             |                         |
|---------------------------------------|--------------------------------|-----------------------------|-------------------------|
| 1. ID01                               | 22. CL01                       | 44. CV02 nitride spacer dep | 64. PH03 -11- metal     |
| 2. DE01                               | 23. OX06 well drive, 6hr 1100C | 45. ET39 spacer etch        | 65. ET15 plasma Al Etch |
| 3. CL01                               | 24. IM01 blanket implant       | 46. PH03 – 8 - N+D/S        | 66. ET07                |
| 4. OX05--- pad Ox 500A, 1000C, 45min  | 25. PH03 – 4 - VT adjust       | 47. IM01 – N+D/S            | 67. SI01                |
| 5. CV02- 1500 Å, ~30min               | 26. IM01 adjust                | 48. ET07                    | 68. SEM1                |
| 6. PH03 –1- STI                       | 27. ET07                       | 49. PH03 – 9- P+ D/S        | 69. TE01                |
| 7. ET29 etch shallow trench, 4000A    | 28. CL01                       | 50. IM01 – P+ D/S           | 70. TE02                |
| 8. ET07-ash                           | 29. ET06 oxide etch            | 51. ET07                    | 71. TE03                |
| 9. CL01                               | 30. OX06 gate oxide            | 52. CL01                    | 72. TE04                |
| 10. OX05 – pad oxide, 500 A           | 31. CV01 poly dep              | 53. OX08 – DS Anneal        |                         |
| 11. CV03 – CVD oxide trench fill      | 32. PH03 - 5 - poly            | 54. ME03 HF dip & Co/Ti     |                         |
| 11.1 OX07 - Anneal                    | 33. ET08 poly etch             | 55. RT01                    |                         |
| 12. CM01 – Trench CMP                 | 34. ET07                       | 56. ET11 Ti Etch            |                         |
| 13. CL02 - CMP_Clean                  | 35 CL01                        | 57. RT02                    |                         |
| 14. CL01-rca clean                    | 36 OX05 pad oxide              | 58. CV03 – LTO              |                         |
| 15. ET19 hot phos                     | 37. PH03 –6- p LDD             | 59. PH03 – 10 CC            |                         |
| 16. PH03-2-n-well, 1.3um thick resist | 38. IM01 p LDD                 | 60. ET10                    |                         |
| 17. IM01 3E13, P31, 180 KeV           | 39. ET07                       | 61. ET07                    |                         |
| 18. ET07-ash                          | 40. PH03 –7- n LDD             | 62. CL01                    |                         |
| 19. PH03 – 3 – p-well                 | 41. IM01 n LDD                 | 62.1 CV04 W Plugs           |                         |
| 20. IM01 – 3E13, B11, 150KeV          | 42. ET07                       | 63 ME01 Aluminum            |                         |
| 21. ET07 -ash                         | 43. CL01                       |                             |                         |

## *ETCH RATES*

**STI etch** rates 1000Å/min Nitride, 500Å/min Oxide, 5000Å/min Si, 1000Å/min PR

**Hot Phos Nitride Etch** Rate 80Å/min, 45 min to etch 1500Å nitride

**Poly Etch** Lam 490, Gap 1.5, 325 mTorr, 140 w, 150 sccm SF<sub>6</sub>, 15sccm O<sub>2</sub>, rate=6000Å/min

**Sidewall spacer etch**, Power=250 Watts, Pressure=40 mTorr, SF<sub>6</sub>=30 sccm, CHF<sub>3</sub>=30 sccm, Nitride Etch Rate=1250 Å/min, Nitride Etch %NU ~ 4%, Oxide Etch Rate~ 950 Å/min Oxide Etch %NU~ 10% , Selectivity Nitride:Oxide 1.3:1

**H<sub>2</sub>SO<sub>4</sub>/H<sub>2</sub>O<sub>2</sub> (1:2) Ti etch** for silicide, at 100°C (set plate temperature to 150°C), Rate ~500Å/min

**Aluminum Etch Rate** LAM4600 ~10,000Å/min.

**DEPOSITION RATES**

**LPCVD Nitride dep** rate at  $810^{\circ}\text{C} = 50 \text{ \AA}/\text{min}$ .

1500  $\text{\AA}$  for STI Stop, time = 30 min

4000  $\text{\AA}$  for Side Wall Spacer = 80 min

**PECVD TEOS Oxide dep** rate  $91 \text{ \AA}/\text{sec}$

10,000  $\text{\AA}$  trench fill

4000  $\text{\AA}$  for contact cuts

**LPCVD Poly dep** rate at  $610^{\circ}\text{C} = 75 \text{ \AA}/\text{min}$

4000  $\text{\AA}$  gate deposition time = 53 min.

**Aluminum Sputter dep** rate at 2000 w =  $300 \text{ \AA}/\text{min}$ .

7500  $\text{\AA}$  metal one dep time = 25 min

**Ti Sputter dep** rate, 4" target, 350w, 5mTorr =  $100 \text{ \AA}/\text{min}$

700  $\text{\AA}$  Ti dep time = 7 min


**Ti Sputter dep** rate, 8" target, 750w, 5mTorr =  $176 \text{ \AA}/\text{min}$ .

700  $\text{\AA}$  Ti dep time = 4 min


**ADV-CMOS PHOTO**

Level Name	Coat Recipe	Coat Xpr $\mu\text{m}$	Dose $\text{mj}/\text{cm}^2$	Develop Recipe	Dev Time	Post Bake Time at $140^\circ\text{C}$
STI	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
N-well	Coatmtl.rcp	1.3	185	Devmtl.rcp	75s	2 min.
P-well	Coatmtl.rcp	1.3	185	Devmtl.rcp	75s	2 min.
Vtn	Coat.rcp	1.0	185	DevFac.rcp	180s	1 min.
Vtp	Coat.rcp	1.0	185	DevFac.rcp	180s	1 min.
Poly	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
Ldd P	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
Ldd N	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
N+ D/S	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
P+ D/S	Coat.rcp	1.0	160	develop.rcp	50s	1 min.
CC	Coat.rcp	1.0	260	DevFac.rcp	180s	1 min.
Metal 1	Coatmtl.rcp	1.3	160	Devmtl.rcp	75s	2 min.

## ORIGINAL ADV-CMOS PROCESS FLOW




**PROPOSED ADV-CMOS PROCESS FLOW**




## SIMULATION: ORIGINAL PROCESS WELL PROFILES


### Current Process



### Proposed Process



Problems with Boron  
Penetration of Masking  
Resist




**WELL PARAMETERS**

	<b>Design Parameters</b>	<b>Old Process Simulation</b>	<b>New Process Simulation</b>	
<b>N well</b>				
<b>Dose</b>	<b>3E13</b>	<b>3E13</b>	<b>3E13</b>	
<b>Energy</b>		<b>180</b>	<b>170</b>	<b>Lower</b>
<b>Surface Conc.</b>	<b>~1E17</b>	<b>2.4E17</b>	<b>1.0E17</b>	<b>Better</b>
<b>N well Xj</b>	<b>~3.0</b>	<b>4.0#</b>	<b>3.5</b>	<b>Better</b>
<b>P well</b>				
<b>Dose</b>	<b>3E13</b>	<b>3E13</b>	<b>7E13</b>	
<b>Energy</b>		<b>150</b>	<b>120</b>	<b>Lower</b>
<b>Surface Conc.</b>	<b>~1E17</b>	<b>3.6E16</b>	<b>1.0E17</b>	<b>Better</b>
<b>P well Xj</b>	<b>~3.0</b>	<b>3.3</b>	<b>3.1</b>	<b>Better</b>


# If Boron penetration into N-well can be eliminated with thicker photoresist

## *SIMULATION: PROCESS CROSS-SECTION*

### Current Process



### Proposed Process




**TARGET, USL AND LSL**

	<b>Unit</b>	<b>LSL</b>	<b>Target</b>	<b>USL</b>
<b>Pad Oxide</b>	Å	400	500	600
<b>Nitride 1</b>	Å	1000	1500	2000
<b>Nitride 2</b>	Å	3500	4000	4500
<b>Gate Oxide</b>	Å	80	100	120
<b>Poly</b>	Å	3500	4000	4500
<b>STI Depth</b>	Å	3500	4000	4500
<b>Poly ReOx</b>	Å	400	500	600
<b>Trench Liner Ox</b>	Å	400	500	600
<b>TEOS Ox 1</b>	Å	3500	4000	4500
<b>Metal One</b>	Å	7000	7500	8000
<b>TEOS Ox 2</b>	Å	3500	4000	4500
<b>Metal Two</b>	Å	7000	7500	8000


### *SUMMARY*

The numbers found from these hand calculations should be close to the actual values. SUPREM simulations will give more accurate results, but the hand calculations are useful for comparison and trouble shooting the simulation. Actual factory values have a target, USL and LSL due to processing variations.



## *REFERENCES*

1. Silicon Processing for the VLSI Era, Volume 1 – Process Technology, 2<sup>nd</sup>, S. Wolf and R.N. Tauber, Lattice Press.
2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.



***HOMEWORK – HANDCALC FOR ADV-CMOS***

1. Why is  $1\text{E}16\text{ cm}^{-3}$  well doping too low for this process?
2. Why is 5 volts supply too high for this process?
3. Adding another photo level will allow for separate VT adjust implants (no blanket implant). What will the VT adjust implant dose be for each transistor?