

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Measuring Factory Performance

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department Webpage: <http://www.microe.rit.edu>



### *ADOBE PRESENTER*

This PowerPoint module has been published using Adobe Presenter. Please click on the **Notes** tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the **play** arrow or pressing the **page down** key.



*OUTLINE*

Overview of Key Factory Measures

Details on Each Measurement

RIT Factory Performance

Lot Status


Line Speed

Cycle Time

Productivity

References

Review Questions



### *KEY FACTORY MEASURES*

How much money is being made by the factory (\$FAC)

Throughput - Factory Output (OUTS) - Ships

Line Yield ( $Y_{line}$ )

Die Yield ( $Y_{die}$ )


Inventory or Work in Progress (WIP)

Line Speed (Turns,  $T$ ) turn refers to the movement  
of one wafer through a manufacturing operation

WIP Turns (Ratio Turns/WIP)

Cycle Time (CT) times theoretical single wafer cycle time


Productivity (Turns/direct labor hour or  $T/DLH$ )



*INTEL FAB 12 - MARCH 1998*

Intel Fab-12 in Tempe Arizona, 8 inch (200 mm), Capacity of 14,000 wafers/week

\$FAC	\$7,000,000 /week (my guess)
Ships	10,000 wafers/week
Yline	97.66%
Ydie	85% (my guess)
WIP	75K wafers
Turns	170,000/24 hrs
WIP Turns	2.25
Cycle Time	2.5X (my guess)
T/DLH	50



### *HOW MUCH MONEY IS BEING MADE*

How many wafers are being produced per unit time (OUTS)

What is the cost per wafer (\$W)


How many die per wafer (#DIE)

What is the line yield and the die yield

What is the selling price per die (\$SELL)

Example 1: 5000 wafers per week at \$1500/wafer containing 200 die/wafer with line yield of 90% and die yield of 60% and selling price of \$30 each die.

$$\begin{aligned} \$FAC &= \text{OUTS} \times \#DIE \times Y_{die} \times Y_{line} \times \$SELL - \text{OUTS} \times \$W \\ &= 5000 \text{ w/wk} \times 200 \text{ die/w} \times 90\% \times 60\% \times \$30/\text{die} - 5000 \text{ w/wk} \times \$1500/\text{w} \\ &= \$16,200,000 - \$7,500,000 = \$8,700,000 \text{ per week} \end{aligned}$$




### *EXAMPLES*

Example 2: If the selling price of the die drops to \$15/die find \$FAC

$$= \$16,200,000/2 - \$7,500,000 = \$600,000 \text{ per week}$$

Example 3: If the die yield is improved to 90% find \$FAC for a die selling price of \$15


$$= (\$16,200,000/2) \times 0.9/0.6 - \$7,500,000 = \$4,650,000 \text{ per week}$$



***WAFERS PRODUCED PER UNIT TIME***

Factory Throughput - Ships - Outs  
Process Flow  
Product Mix  
Input (Ins)  
Factory Capacity  
Equipment Utilization

The process flow and product mix combine with the equipment capacity and defines bottlenecks, work in process and other factory dynamics. An increase in wafers input to the factory can increase the output up to the capacity of the factory and the bottlenecks in the factory.





### *PROCESS FLOW*

A sequence of qualified operations - steps

Reentrant - the process returns to a given operation more than once. Example: Photolithography

Several slightly different process flows such as 2 layer poly, 3 layer metal, etc. are usually found in a given factory.

Rework is allowed within a subset of steps.

Example: RIT p-well CMOS process

Step 1: Wafer Scribe

Step 5: Photolithography

Step 9: RCA Clean

Step 2: Four Point Probe

Step 6: Oxide Etch

Step 10: Well Drive

Step 3: RCA Clean


Step 7: Implant Well

etc.

Step 4: Alignment Oxide

Step 8: Ash Resist


etc.



*PRODUCT MIX*

Each factory has many products  
Up to 100 different products  
Masksets for each product  
Process flow for each group of products

Example: A factory may run 5 CMOS like process and make 100 different products with 100 different masksets, each maskset consisting of 20-30 masks and a few revisions in either process or maskset.




### *EQUIPMENT UTILIZATION*

Tool Capacity and Throughput  
MTBF, MTTR  
Maintenance  
Engineering Lots  
Setups

Depending on the products currently being run in the factory the factory will have different needs for tools. The tools each have a given capacity, mean time between failure MTBF, mean time to repair MTTR, maintenance schedule, etc.


Example: A stepper may have a capacity of 100 wafers per hour depending on the step size, chip size, photoresist speed, etc. In addition MTBF, MTTR, maintenance, engineering lots, setups (maskset changes), scheduling, etc., all contribute to the actual throughput. When the throughput is close to the capacity (~80%) then the tool is likely a bottleneck.



### *COST PER WAFER*

Cost of Ownership (\$COO)  
Equipment Purchase Price (\$P)  
Variable Cost (\$V)  
Yield Loss Cost (\$Y)

Cost of ownership is the total cost of owning a given tool. COO includes the purchase price, cost of borrowing money, variable costs such as cost of chemicals, electricity, and the cost of yield loss. Often the purchase price is less than the combined other costs over a year of operation. The cost is spread out over the total volume of wafers, amortized per wafer cost.



### *LINE YIELD AND DIE YIELD*

Line Yield (Yline) is the % of wafers that finish the process

The best model is to extract from the manufacturing database the yield at each step in the process and the overall yield for the process.


Some insight can be gained by using a model that takes the average yield per step raised to the number of steps power.

$$Y_{line} = (Y_{ave})^{\#Steps}$$

Die Yield (Ydie) can be modeled

$$Y_{die} = \exp(-AD) \text{ where } A \text{ is die area}$$

D is a defect density per cm<sup>2</sup>.




### *YIELD EXAMPLES*

Example 4: If the average yield per step is 99%, find the overall line yield after 250 steps

$$\begin{aligned} Y_{\text{line}} &= (Y_{\text{ave}})^{\text{\#Steps}} \\ &= 0.99^{250} \\ &= 61\% \end{aligned}$$



Example 5: What defect density will give a die yield of 90% for a chip with area of 1 cm<sup>2</sup>

$$\begin{aligned} Y_{\text{die}} &= \exp(-AD) \\ 0.90 &= \exp(-1D) \\ D &= -\ln(0.90) = 0.105 \end{aligned}$$



## Measuring Factory Performance


### *SELLING PRICE*



*Rochester Institute of Technology*  
*Microelectronic Engineering*



### *RIT STUDENT RUN FACTORY WEEKLY REPORT*

A weekly report is made by doing a query on the database to find the current status of the lots in the factory and the lot forward advancement made during the week. Lot starts, ships, WIP, Yield Loss (Yline), number of moves, number of moves for each employee and other data are extracted and presented in tabular and graphical form as shown on the following pages.







**LOT FORWARD PROGRESS PER WEEK**




DAILY WAFER MOVES





Rochester Institute of Technology  
Microelectronic Engineering

## LOT CYCLE TIME

LOT	CYCLE TIME				FACTORY X FACTOR
	CALENDAR		FACTORY		
	X FACTOR	CURRENT STEP	CALENDAR WEEKS	FACTORY DAYS	
F970117	21.35	48	41	82	8.54
F970123	25.64	39	40	80	10.26
F970317	17.78	45	32	64	7.11
F970324	20.39	38	31	62	8.16
F970409	25.00	29	29	28	4.83
F970414	20.59	34	28	56	8.24
F970620	18.18	22	16	36	8.18
F970924	7.50	10	3	7	3.50
F971006	7.14	7	2	5	3.57
F971008	3.57	7	1	3	2.14
THEORETICAL IS 25 LOT MOVES/WEEK					
5 LOT MOVES/FACTORY DAY					




# PRODUCTIVITY



*REFERENCES*

1. Wafer Fabrication: Factory Performance and Analysis, Linda F. Atherton and Robert W. Atherton, Kluwer Academic Publishers, 1995.



***HOMWORK - FACTORY PERFORMANCE***

1. Discuss the implications of reducing a chip from 1.414 cm by 1.414 cm to 1 cm by 1cm. How much more money could be made in 1 year of production at 5000 wafers per week, selling price of \$20 per chip and 150 mm wafer size. State any approximations and assumptions you use.

2. Create a table that shows the relationship between all of the following variables and the results. Use up/down arrows and horizontal lines indicating increases, decreases and no effect, leave blank if not applicable. Include variable/results: \$FAC, OUTS, Yline, Ydie, WIP, Turns, Turns/WIP, CT, T/DLH, OUTS, Yline, Ydie, WIP, Turns, CT, T/DLH, \$W, #DIE, \$SELL, flow, mix, factory capacity, tool capacity, tool throughput, utilization, MTBF, MTTR, maintenance, engineering lots, setup, \$COO, \$P, \$V, \$Y, D, A, #steps, etc.

	\$FAC	OUTS, Yline	CT
WIP	—	—	↓
OUTS	↑	—	—
Yline	↑	↑	—

