ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Measuring Factory Performance

Dr. Lynn Fuller


Webpage: <u>http://people.rit.edu/lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: <u>Lynn.Fuller@rit.edu</u> Department Webpage: <u>http://www.microe.rit.edu</u>


Rochester Institute of Technology

Microelectronic Engineering

1-14-2013 Fac_pfm.ppt

© January 14, 2013 Dr. Lynn Fuller, Professor






© January 14, 2013 Dr. Lynn Fuller, Professor

KEY FACTORY MEASURES

How much money is being made by the factory (\$FAC) Throughput - Factory Output (OUTS) - Ships Line Yield (Yline) Die Yield (Ydie) Inventory or Work in Progress (WIP) Line Speed (Turns, T) turn refers to the movement of one wafer through a manufacturing operation WIP Turns (Ratio Turns/WIP) Cycle Time (CT) times theoretical single wafer cycle time Productivity (Turns/direct labor hour or T/DLH)



Rochester Institute of Technology Microelectronic Engineering

INTEL FAB 12 - MARCH 1998

Intel Fab-12 in Tempe Arizona, 8 inch (200 mm), Capacity of 14,000 wafers/week

\$FAC	\$7,000,000 /week (my guess)
Ships	10,000 wafers/week
Yline	97.66%
Ydie	85% (my guess)
WIP	75K wafers
Turns	170,000/24 hrs
WIP Turns	2.25
Cycle Time	2.5X (my guess)
T/DLH	50

Rochester Institute of Technology

Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor


HOW MUCH MONEY IS BEING MADE

How many wafers are being produced per unit time (OUTS) What is the cost per wafer (\$W) How many die per wafer (#DIE) What is the line yield and the die yield What is the selling price per die (\$SELL)

Example 1: 5000 wafers per week at \$1500/wafer containing 200 die/wafer with line yield of 90% and die yield of 60% and selling price of \$30 each die.

\$FAC = OUTS x #DIE x Ydie x Yline x \$SELL - OUTS x \$W) = 5000 w/wk x 200 die/w x 90% x 60% x \$30/die - 5000w/wk x \$1500/w = \$16,200,000 - \$7,500,000 = \$8,700,000 per week

> Rochester Institute of Technology Microelectronic Engineering



WAFERS PRODUCED PER UNIT TIME

Factory Throughput - Ships - Outs Process Flow Product Mix Input (Ins) Factory Capacity Equipment Utilization

The process flow and product mix combine with the equipment capacity and defines bottlenecks, work in process and other factory dynamics. An increase in wafers input to the factory can increase the output up to the capacity of the factory and the bottlenecks in the factory.




Rochester Institute of Technology Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor

PROCESS FLOW


A sequence of qualified operations - steps Reentrant - the process returns to a given operation more than once. Example: Photolithography Several slightly different process flows such as 2 layer poly, 3 layer metal, etc. are usually found in a given factory. Rework is allowed within a subset of steps.



PRODUCT MIX

Each factory has many products Up to 100 different products Masksets for each product Process flow for each group of products

Example: A factory may run 5 CMOS like process and make 100 different products with 100 different masksets, each maskset consisting of 20-30 masks and a few revisions in either process or maskset.



Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor

EQUIPMENT UTILIZATION

Tool Capacity and Throughput MTBF, MTTR Maintenance Engineering Lots Setups

Depending on the products currently being run in the factory the factory will have different needs for tools. The tools each have a given capacity, mean time between failure MTBF, mean time to repair MTTR, maintenance schedule, etc.

Example: A stepper may have a capacity of 100 wafers per hour depending on the step size, chip size, photoresist speed, etc. In addition MTBF, MTTR, maintenance, engineering lots, setups (maskset changes), scheduling, etc., all contribute to the actual throughput. When the throughput is close to the capacity (~80%) then the tool is likely a bottleneck.



Rochester Institute of Technology Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor

COST PER WAFER

Cost of Ownership (\$COO) Equipment Purchase Price (\$P) Variable Cost (\$V) Yield Loss Cost (\$Y)

Cost of ownership is the total cost of owning a given tool. COO includes the purchase price, cost of borrowing money, variable costs such as cost of chemicals, electricity, and the cost of yield loss. Often the purchase price is less than the combined other costs over a year of operation. The cost is spread out over the total volume of wafers, amortized per wafer cost.



Rochester Institute of Technology Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor

LINE YIELD AND DIE YIELD


Line Yield (Yline) is the % of wafers that finish the process The best model is to extract from the manufacturing


database the yield at each step in the process and the overall yield for the process.


Some insight can be gained by using a model that takes the average yield per step raised to the number of steps power.

Yline = (Yave) #Steps

Die Yield (Ydie) can be modeled








RIT STUDENT RUN FACTORY WEEKLY REPORT


A weekly report is made by doing a query on the database to find the current status of the lots in the factory and the lot forward advancement made during the week. Lot starts, ships, WIP, Yield Loss (Yline), number of moves, number of moves for each employee and other data are extracted and presented in tabular and graphical form as shown on the following pages.




Rochester Institute of Technology Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor

LOT FORWARD PROGRESS PER WEEK





LOT CYCLE TIME

		CYCLE T					
	CALENDAR				FACTORY		
	Х	CURREN	CALENDA	FACTOR	Х		
LOT	FACTOR	STEP	WEEKS	DAYS	FACTOR		
F970117	21.35	48	41	82	8.54		
F970123	25.64	39	40	80	10.26		
F970317	17.78	45	32	64	7.11		
F970324	20.39	38	31	62	8.16		
F970409	25.00	29	29	28	4.83		
F970414	20.59	34	28	56	8.24		
F970620	18.18	22	16	36	8.18		
F970924	7.50	10	3	7	3.50		
F971006	7.14	7	2	5	3.57		
F971008	3.57	7	1	3	2.14		
		THEORETICAL IS 25 LOT MOVES/WEEK					
		5 LOT MOVES/FACTORY DAY					


Rochester Institute of Technology


Microelectronic Engineering

© January 14, 2013 Dr. Lynn Fuller, Professor



PRODUCTIVITY





HOMEWORK - FACTORY PERFORMANCE

1. Discuss the implications of reducing a chip from 1.414 cm by 1.414 cm to 1 cm by 1cm. How much more money could be made in 1 year of production at 5000 wafers per week, selling price of \$20 per chip and 150 mm wafer size. State any approximations and assumptions you use.

2. Create a table that shows the relationship between all of the following variables and the results. Use up/down arrows and horizontal lines indicating increases, decreases and no effect, leave blank if not applicable. Include variable/results: \$FAC, OUTS, Yline, Ydie, WIP, Turns, Turns/WIP, CT, T/DLH, OUTS, Yline, Ydie, WIP, Turns, CT, T/DLH, \$W, #DIE, \$SELL, flow, mix, factory capacity, tool capacity, tool throughput, utilization, MTBF, MTTR, maintenance, engineering lots, setup, \$COO, \$P, \$V, \$Y, D, A, #steps, etc. \$FAC OUTS, Yline CT

