

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Backend Wafer Processing Technology

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Electrical and Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Program Webpage: <http://www.microe.rit.edu>



*OUTLINE*

Introduction  
Vacuum & Pumping Systems  
Physical Vapor Deposition  
Chemical Vapor Deposition  
Chemical Mechanical Polishing  
Multilayer Metal Processes




*INTRODUCTION*

Front End - Well Formation  
Isolation Technology  
Transistor Formation


Back End - Local Interconnect and Contacts  
Multilayer Metal and Passivation

Back End Processes - Physical Vapor Deposition (PVD, Sputtering, etc.)  
Chemical Vapor Deposition (CVD, LPCVD, etc.)  
Chemical Mechanical Polishing  
Lithography and Plasma Etching (for these films)



**INDUSTRY ROADMAP**


	1995	1998	2001	2004	2007	2010
Polysilicon CD $\mu\text{m}$	0.35	0.25	0.18	0.13	0.10	0.07
Contact/Via CD $\mu\text{m}$	0.04	0.28	.020	0.14	0.11	0.08
Min Interconnect CD $\mu\text{m}$	0.40	0.30	0.22	0.15	0.11	0.08
Metal height/width aspect ratio	1.5:1	2:1	2.5:1	3:1	3.5:1	4:1
Number of metal levels						
DRAM	2	2-3	3	3	3	3
Microprocessor	4-5	5	5-6	6	6-7	7-8
Interconnection Length m	380	840	2100	4100	6300	10,000
Reliability FITs/meter	0.016	0.0047	0.0011	0.0005	0.0004	0.0002
Cost $\$/\text{cm}^2/\text{level}$	0.29	0.23	0.23	0.18	0.18	0.14




1 mile = 1625 meters

**CROSSECTION SHOWING INTERCONNECT**

**0.5 $\mu$ m CMOS PROCESS FLOW**



19725



***NEED FOR VACUUM PROCESSING***

**Atoms, Ions, Molecules, Electrons need a long Mean Free Path:**

$$\text{MFP} = KT / (2 \pi \sigma^2 P)^{0.5}$$

where K is Boltzman's constant


T is Temperature

$\sigma$  is collision crosssection

P is pressure

as pressure goes down, MFP goes up. At 10<sup>-5</sup> Torr MFP is > 300 cm


Vacuum also gives **control of the chemicals in the process**. For example if we do not want oxygen in the process we must remove all the room air from the process. One way is to pump out all the air and refill with the desired gas (such as Argon) and then do the process (Sputter)



**VACUUM LEVELS**


Atmospheric Pressure ~ 14.7 lbs/sq inch = 760 mm Hg  
1 Torr is approximately 1 mm of Hg = 1/760 Atmosphere

Low vacuum	700 to 25 Torr	Hold spinning wafers
Medium vacuum	25 to 10 <sup>-3</sup> Torr	LPCVD, Plasma Etch
High vacuum	10 <sup>-3</sup> to 10 <sup>-6</sup> Torr	Sputter
Very high vacuum	10 <sup>-6</sup> to 10 <sup>-9</sup> Torr	Evaporation Ion Implant Base pressure prior to Sputter, Etch
Ultrahigh vacuum	below 10 <sup>-9</sup> Torr	SEM MBE






*VACUM PUMPS*

	Range Torr	Speed liters/s	Cost \$
<b>Pumps That Exhaust to Outside</b>			
Rotary Mechanical Pumps	ATM to 10 <sup>-3</sup>	high	low
Roots Blower	10 <sup>-1</sup> to 10 <sup>-4</sup>	high	medium
Turbomolecular	10 <sup>-2</sup> to 10 <sup>-6</sup>	high	high
Oil Diffusion Pump	10 <sup>-2</sup> to 10 <sup>-6</sup>	high	low
<b>Pumps That Trap Gas Inside</b>			
Ion Pump	10 <sup>-4</sup> to 10 <sup>-9</sup>	low	high
Sublimation	10 <sup>-2</sup> to 10 <sup>-4</sup>	low	low
Cryogenic	10 <sup>-2</sup> to 10 <sup>-7</sup>	medium	high






**VANE TYPE ROTARY OIL PUMP**





Atmosphere to medium vacuum levels  
High Volume





*Rochester Institute of Technology*  
*Microelectronic Engineering*

**ROOTS PUMP**

High Volume  
10<sup>-1</sup> to 10<sup>-4</sup> Torr




## TURBOMOLECULAR PUMPS



High Volume  
10-2 to 10-6 Torr



Magnetically levitated  
turbomolecular pumps  
on HDPCVD system






## OIL DIFFUSION PUMP

10-2 to 10-6 Torr





A low boiling point, high molecular weight hydrocarbon pump fluid is heated in the bottom of the pump. The higher pressure inside the boiler and jet assembly forces the vapor molecules through downward directed nozzles at very high speeds. This downward motion of the vapor molecules is also imparted to gas molecules, which collide with the heavier vapor molecules. The gas molecules create a region of increased pressure in the lower part of the pump which are removed by a roughing pump. Baffles and liquid nitrogen cold traps are used to help prevent oil molecules from reaching the chamber.





Rochester Institute of Technology  
Microelectronic Engineering

**ION PUMP**




High electric field and magnetic field. Ionizes gas molecules and accelerates ions into the cathode where they remain.






*SUBLIMATION PUMP*





Titanium wire when heated sublimates and covers up molecules adhered to the chamber walls. This creates a new surface which adsorbs more molecules.




## CRYO PUMP

Cryo pumps use extremely cold surfaces to trap molecules and thus pump the system. Self contained refrigeration units and liquid nitrogen cooled pumps are available. Regeneration involves heating the system to drive off trapped gases, pumping the system down to medium vacuum levels and then cooling to  $-200\text{ }^{\circ}\text{C}$




## THERMOCOUPLE GAGE

Thermocouple




Constant Power  
Input to Heater



1000 Torr to 10<sup>-3</sup> Torr

Thermocouple Readout - Temperature of the Heater is  
Inversely Proportional to Pressure





Rochester Institute of Technology  
Microelectronic Engineering





## PIRANI GAGE


The pirani gage uses a resistance wire in a wheatstone bridge arrangement. The heat is carried away by the gas causing a change in the resistance and thus providing an indication of pressure.



**IONIZATION GAGE**





High Voltage and a hot filament ionizes gas molecules. The current is proportional to the pressure.





## PENNING GAUGE


Essentially a cold cathode ionization gauge. This gauge uses about 2000 volts between the anode and cathode which are placed between two permanent magnets. The magnetic field causes ions and electrons to travel in long spiral paths enroute to the cathode and anode respectively thus increasing the probability of causing an ionizing collision which in turn sustains the process. The current measured is proportional to the pressure.



**CAPACITANCE MANOMETER GAUGE**






**MASS FLOW CONTROLLER**





**Gas Flow in Water  
Movie**

Constant heat (input power in watts) heater and two temperature measurement resistors, one upstream, one downstream. At zero flow both sensors will be at the same temperature. Flow will cause the upstream sensor to be at a lower temperature than the downstream sensor.




***DIFFUSION PUMP VACUUM SYSTEM***




***VACUUM SYSTEM FOR MEDIUM VACUUM LEVELS***

Rotary Vane Mechanical Pump  
Roots Blower or Turbomolecular Pump



*VACUUM SYSTEM FOR HIGH VACUUM LEVELS*

Rotary Vane Mechanical Pump  
Cryo Pump  
Ion Pump





*PHYSICAL VAPOR DEPOSITION*

Thermal Evaporation

Resistance Heating


Electron Gun Heating

Sputtering


DC

RF

RF Magnetron



*EVAPORATION*




$$f = \frac{m}{4d \pi h^2}$$

$f$  = film thickness

$d$  = density



$h$  = height

$m$  = mass



## EVAPORATION CALCULATION

Rochester Institute of Technology		March 19, 2006	
Microelectronic Engineering		Dr. Lynn Fuller	
Evaporation in this model assumes that the mass evaporated is spread out over the inside surface of a sphere with radius equal to the distance from the evaporation source to the substrate. The surface area is $4 \pi h^2$ when multiplied by film thickness gives volume of material needed which is multiplied by the density to give the mass needed. Divide the mass by 2 if a dimpled boat is used allowing coating over a hemisphere instead of a sphere.			
$m =$ the mass that needs to be evaporated $= 4 \pi h^2 f d$	$m =$	3.88	gm
$f =$ the desired film thickness	$f =$	0.1	$\mu\text{m}$
$d =$ the density of the material being evaporated	$d =$	19.3	
$h =$ the height between the filament and the substrate	$h =$	40	cm
mass in troy oz is found $= 0.3215 \times \text{mass (g)}$	$m =$	0.12	Troy Oz
Density of some materials		Select only one =1, others = 0	
Aluminum	2.7	0	
Gold	19.3	1	
Copper	8.96	0	
Tin	7.3	0	
Lead	11.4	0	
			Dimpled Boat




Roche  
Micro

**EVAPORATION DATA**

Material	Formula	Melt pt.	Temp °C @ Vapor Pressure			
			°C	1E-8	1E-6	1E-4
Aluminum	Al		660	677	812	1010
Alumina	Al <sub>2</sub> O <sub>3</sub>		2045	1045	1210	1325
Antimony	Sb		630	279	345	425
Arsenic	As		814	107	152	210
Beryllium	Be		1278	710	878	1000
Boron	B		2100	1278	1548	1797
Cadmium	Cd		321	64	120	180
Cadmium Sulfide	CdS		1750			550
Chromium	Cr		1890	837	977	1177
Cobalt	Co		1495	850	990	1200
Gallium	Ga		30	619	742	907
Germanium	Ge		937	812	957	1167

MRC Co., "Evaporation and Sputtering Data Book," Orangeburg, NY

<http://www.epimbe.com/pages/vp>




**EVAPORATION DATA**

Material	Formula	Melt pt.	Temp °C @ Vapor Pressure			
			°C	1E-8	1E-6	1E-4
Gold	Au		1062	807	947	1132
Hafnium Oxide	HfO <sub>2</sub>		2812			2500
Nickel	Ni		1453	927	987	1262
Palladium	Pd		1550	842	992	1192
Platinum	Pt		1769	1292	1492	1747
Selenium	Se		217	89	125	170
Silicon	Si		1410	992	1147	1337
Silicon Dioxide	SiO <sub>2</sub>		1800			1025
Silicon Nitride	Si <sub>3</sub> N <sub>4</sub>					800
Silver	Ag		961	574	617	684
Tantalum	Ta		2966	1960	2240	2590
Titanium	Ti		1668	1067	1235	1453
Tungsten	W		3410	2117	2407	2757
Zirconium	Zr		1852	1477	1702	1987

MRC Co., "Evaporation and Sputtering Data Book," Orangeburg, NY

<http://www.epimbe.com/pages/vp>



*EVAPORATION TOOLS*




CHA Electron Beam Evaporator

*Rochester Institute of Technology  
Microelectronic Engineering*




CVC Thermal Evaporator








*CHA FLASH EVAPORATOR*




## FLASH EVAPORATOR THICKNESS UNIFORMITY





 CDE ResMap    FileName: C:\4P\Factory.pr1\Al THK.rcp\9C27K048.RsM  
 RunTitle CDE Demo  
 LotID,WaferID    MyLot MyWafer  
 RunDate    10:05 12/27/09  
 Recip Name    Factory Al THK  
 Oper|Engr[Equip]: CDE|Customer [ResMap]  
 Wafer No.    SinglePrbCnfg  
 WaferDia    150 Flat  
 EdgeExclusn    12.0 FollowMajorFlat  
 ProbePoints: 61 #Good: 61  
 Avg 2237.62 Ohms/sq  
 StdDev 115.504 5.162% 3Sqma=15.486%  
 Min 1995.0 Max 2409.2 Range 414.14  
 (Mx-Mn)/(Mx+Mn) 9.40% (-)/2Av 9.25%  
 Lmin:10.84% Lmax:7.67% (-)/Av 18.51%  
 Gradients: R/2=5.736% -R=12.089%  
 Merit: 59.5 22% 29.5 77.9  
 Rsns 9.584 IdvMx 0.714 VsnsMx 37.7m  
 DataRejectSigma: 3.0



Ave = 2.03K  
 Min = 1.90K  
 Max = 2.18K  
 Non Uniformity = 6.95%

 RunTitle CDE Demo  
 LotID,WaferID    MyLot MyWaf  
 unDate    10:05 12/27/09  
 recip Name    Factory Al THK  
 per|Engr[Equip]: CDE|Customer [ResMap]  
 afer No.    SinglePrbCnfg  
 aferDia    150 Flat  
 dgeExclusn    12.0 FollowMajorFlat  
 robePoints: 61 #Good: 61  
 Avg 2237.62 Ohms/sq  
 tdDev 115.504 5.162% 3Sqma=15.486%  
 in 1995.0 Max 2409.2 Range 414.14  
 Mx-Mn)/(Mx+Mn) 9.40% (-)/2Av 9.25%  
 min:10.84% Lmax:7.67% (-)/Av 18.51%  
 radients: R/2=5.736% -R=12.089%  
 erit: 59.5 22% 29.5 77.9  
 sns 9.584 IdvMx 0.714 VsnsMx 37.7m  
 ataRejectSigma: 3.0





Rochester Institute of Tec  
 Microelectronic Engineer




**SPUTTERING**

- Ar+
- electrons
- target atoms




*CVC 601 SPUTTER TOOL*


CVC 601 Sputter Tool  
Loading 6 inch wafers




## CVC601 THICKNESS UNIFORMITY





7120:50812422 2w 0035.0 18.134 NL:ND 4734 7488 -/+12.09 89.29 12/01/09

 CVC Reading  
 File Name: C:\AP\Factory.prj\A1\_99K.rep\A012382.km  
 CVC Data  
 JobID: 54000  
 JobDate: 09/28 12/01/09  
 JobID: 54000  
 Factory: A1\_99K  
 Operator: JDP  
 CVC/Custom: (None)  
 Wafer No.: 180  
 Material: Flat  
 Edge: 12.0  
 FollowUp: Flat  
 ProbeRate: 45 #/Sec: 65  
 v.Avg: 6034.98 @mm/Ag  
 StdDev: 873.242 14.127% Sigma=46.366K  
 Min: 4735.7 Max: 7488.1 Range: 2752.4  
 (St-Dev)/(St+Dev) 23.78% (-)/Dev 38.48%  
 Takt: 21.268 Mean: 27.396 (-)/Av 49.85%  
 Grad: 1.0  
 R/S: 17.628 -St=23.382K  
 Note: 20.3 499 6.55 42.3  
 Data 8.884 Conv: 0.726 Var: 9.426  
 Data: 0.000000: 3.0




Ave = 6.03K  
 Min = 4.73K  
 Max = 7.68K  
 Non Uniformity = 23.78%

 CVC Reading  
 File Name: C:\AP\F000  
 CVC Data  
 JobID: 54000  
 JobDate: 09/28 12/01/09  
 JobID: 54000  
 Factory: A1\_99K  
 Operator: JDP  
 CVC/Custom: (None)  
 Wafer No.: 180  
 Material: Flat  
 Edge: 12.0  
 FollowUp: Flat  
 ProbeRate: 45 #/Sec: 65  
 v.Avg: 6034.98 @mm/Ag  
 StdDev: 873.242 14.127% Sigma=46.366K  
 Min: 4735.7 Max: 7488.1 Range: 2752.4  
 (St-Dev)/(St+Dev) 23.78% (-)/Dev 38.48%  
 Takt: 21.268 Mean: 27.396 (-)/Av 49.85%  
 Grad: 1.0  
 R/S: 17.628 -St=23.382K  
 Note: 20.3 499 6.55 42.3  
 Data 8.884 Conv: 0.726 Var: 9.426  
 Data: 0.000000: 3.0



Rochester Institute of Technology  
Microelectronic Engineering

*PE4400 SPUTTER TOOL*



*Rochester Institute of Technology  
Microelectronic Engineering*



## PE4400 – AL THICKNESS NON UNIFORMITY



```

CDE ResMap      FileName: C:\4P\Factory.prj\Al THK.rcp\0105I027.RsM
RunTitle       CDE Demo

LotID,WaferID   MyLot MyWafer
RunDate        08:02 01/05/10
Recip Name     Factory Al THK
Oper[Engr[Equip]: CDE|Customer [ResMap]

Wafer No.      SinglePrbCnfg
WaferDia       150 Flat
EdgeExclusn    12.0 FollowMajorFlat
ProbePoints: 61 #Good: 61

w Avg 11.169K Ohms/sq
StdDev 971.858 8.701% 3Ssma=26.104%
Min 8693.4 Max 12.14K Range 3448.2
(Mx-Mn)/(Mx+Mn) 16.55% (-)/2Av 15.44%
Lmin:22.17% Lmax:8.70% (-)/Av 30.87%
Gradients: R/2=5.420% -R=7.823%
Merit: 10.9 50% 2.02 25.0
Rsns 9.584 IdvMx 0.455 VsnsMx 4.99m
DataRejectSigma: 3.0
    
```



**Ave = 11.17K**  
**Min = 8.69K**  
**Max = 12.1K**  
**Non Uniformity = 16.55%**

```



CDE ResMap      FileName: C:\4P\Factory.prj\Al THK.rcp\0105I027.RsM
RunTitle       CDE Demo

LotID,WaferID   MyLot MyWafer
RunDate        08:02 01/05/10
Recip Name     Factory Al THK
Oper[Engr[Equip]: CDE|Customer [ResMap]

Wafer No.      SinglePrbCnfg
WaferDia       150 Flat
EdgeExclusn    12.0 FollowMajorFlat
ProbePoints: 61 #Good: 61

w Avg 11.169K Ohms/sq
StdDev 971.858 8.701% 3Ssma=26.104%
Min 8693.4 Max 12.14K Range 3448.2
(Mx-Mn)/(Mx+Mn) 16.55% (-)/2Av 15.44%
Lmin:22.17% Lmax:8.70% (-)/Av 30.87%
Gradients: R/2=5.420% -R=7.823%
Merit: 10.9 50% 2.02 25.0
Rsns 9.584 IdvMx 0.455 VsnsMx 4.99m
DataRejectSigma: 3.0

#data=61 Rs Spacing = 1/3 Sigma
----- 11.817K ----- 10.845K
----- 11.493K ----- 10.521K
----- 0.16503 ----- 10.197K
----- 9873.45 -----
----- 9549.50 -----
----- 9225.55 -----
----- 8901.60 -----
    
```




**Rochester Institute of Technology**  
**Microelectronic Engineering**

## *SPUTTERING*

**DC Sputtering** - Sputtering can be achieved by applying large (~2000) DC voltages to the target (cathode). A plasma discharge will be established and the Ar<sup>+</sup> ions will be attracted to and impact the target sputtering off target atoms. In DC sputtering the target must be electrically conductive otherwise the target surface will charge up with the collection of Ar<sup>+</sup> ions and repel other argon ions, halting the process.

**RF Sputtering** - Radio Frequency (RF) sputtering will allow the sputtering of targets that are electrical insulators (SiO<sub>2</sub>, etc). The target attracts Argon ions during one half of the cycle and electrons during the other half cycle. The electrons are more mobile and build up a negative charge called self bias that aids in attracting the Argon ions which does the sputtering.





**SPUTTERING**

**Magnetron Sputtering** - Magnets buried in the baseplate under the target material cause the argon ions and electrons to concentrate in certain regions near the surface of the target. This increases the sputtering rate.

Deposition Rate ~ JSE

J is current density  
 S is sputter yield  
 E is ion energy



**SPUTTER TARGETS**


**PE 2400 Targets**

Au		Ta <sub>2</sub> O <sub>5</sub>
Zr		Cr
SiO <sub>2</sub>	Qty2	Ta
Si	Qty2	Mg
TiO <sub>2</sub>		NiFe
Nb <sub>2</sub> O <sub>5</sub>		CrSiO
In <sub>2</sub> O <sub>5</sub>	Qty2	Nb
Permalloy		SnO <sub>2</sub>
Fe		Al <sub>2</sub> O <sub>3</sub>
AlNi		MgF <sub>2</sub>
NiFeMg		MgO
Ni		Target Insulators 3
Co		Backing Plates 6

**2" Unbonded for Denton**  
Gold  
Palladium



CVC 601





**SPUTTER TARGETS**

**8" Bonded for CVC-601**


Aluminum 100%  
Aluminum Oxide  
Aluminum/1% Silicon  
Chrome  
Chrome Oxide  
Copper  
Molybdenum  
Tantalum  
Titanium  
Titanium 10%/Tungsten 90%  
Silicon Dioxide  
Silicon  
Indium Tin Oxide

**8" Unbonded for CVC-601**

Molybdenum/Titanium  
Titanium/Al 1%/Silicon 2%

**4" Unbonded for CVC 601**

Chrome  
Indium 90%/Tin 10%  
Nickel  
Tantalum  
Tin  
Nickel-Chromium 80%/20%  
108E-6 ohm cm, TCR 110 E-6/°C  
\$450- 4"x1/4" Mel Hollander, Research and PVD  
Materials Corp. (973) 575-4245




**RIT SPUTTERING DATA**

Material	Head	Power (watts)	Rate
Aluminum	8"	2000	240 Å/min.
Nickel	4"	500	170
Chromium	8"	1350	350
InSn + O2	4"	100	80
Copper	8"	325	110
Gold*	2"	40 mA, 50mTorr	250
Tantalum	4"	500	190
Titanium	8"	1350	220
Tungsten	4"	500	100
Tungsten	8"	1000	115
Palladium#	2"	10mA, 90 mTorr	100


This data is for the CVC 601 Sputter System at 5 mTorr Argon Pressure, Base Pressure Prior to Sputter <1E-5

\*Denton Sputter Machine


*Rochester Institute of Technology  
Microelectronic Engineering*



## 4 PT PROBE WAFER THICKNESS MEASUREMENTS




CDE Resistivity Mapper



Tool gives Rho or Rhos depending on recipe used, automatically adjusts correction factors for wafer thickness

$$t = \text{Rho}/\text{Rhos}$$



***EQUATIONS USE BY CDE RESISTIVITY MAPPER***


$$\text{Thickness} = \frac{\text{Known Bulk Resistivity}}{\text{Measured Sheet Resistance}}$$

Bulk Resistivity is assumed to be known

$$\text{Measured Sheet Resistance} = (\pi/\ln 2)(V/I)$$

The CDE Resistivity Mapper can be programmed to automatically convert measured V/I to thickness

$$\text{Uniformity} = (\text{Max}-\text{Min})/(\text{Max}+\text{Min})$$




**MODELING OF BULK RESISTIVITY**

Bulk Resistivity is assumed to have a value =  $x \text{ Exp}^{(y)}$

Where the pre exponential value may be different for different film deposition techniques (i.e. evaporation, RF sputtering, DC sputtering, etc.)




	x	y	Rho ohm-Å
<b>CDE Manual</b>	<b>337.17</b>	<b>-0.92401</b>	<b>133.8</b>
<b>PE4400 (300watts)</b>	<b>412</b>	<b>-0.92401</b>	<b>163.5</b>
<b>CVC601</b>	<b>540</b>	<b>-0.92401</b>	<b>214.3</b>
<b>Flash Evaporator</b>	<b>490</b>	<b>-0.92401</b>	<b>194.5</b>

Note: bulk Aluminum Rho = 270 ohm-Å





## VERIFICATION USING THE TENCORE P2





Rochester Institute of Technology  
Microelectronic Engineering



## STRESS IN SPUTTERED FILMS

Compressively stressed films would like to expand parallel to the substrate surface, and in the extreme, films in compressive stress will buckle up on the substrate. Films in tensile stress, on the other hand, would like to contract parallel to the substrate, and may crack if their elastic limits are exceeded. In general stresses in films range from  $1E8$  to  $5E10$  dynes/cm<sup>2</sup>.



For AVT sputtered oxide films  
Dr. Grande found Compressive  
18MPa stress, 1-29-2000

***STRESS IN SPUTTERED TUNGSTEN FILMS***

Tungsten

CVC 601


4" Target

500 Watts


50 minutes

5 mTorr Argon

Thickness ~ 0.8  $\mu\text{m}$




Compressive Stress




*Rochester Institute of Technology*  
*Microelectronic Engineering*

Picture from scanner in gowning

*STRESS IN SPUTTERED ALUMINUM FILMS*




Tensile Stress



## *REACTIVE SPUTTERING*

**Reactive Sputtering** - introducing gases such as oxygen and nitrogen during sputtering can result in the deposition of films such as indium tin oxide (ITO) or titanium nitride TiN (other examples include AlN, Al<sub>2</sub>O<sub>3</sub>, AnO Ta<sub>2</sub>O<sub>5</sub>)

**Unwanted Background Gases in Sputtering** - Most Films are very reactive when deposited. Water and oxygen cause rougher films, poorer step coverage, discoloration (brown aluminum), poorer electrical properties, etc.



## *REACTIVE SPUTTERING PROCESSES*

### Deposition of Reactive Sputtered Ta<sub>2</sub>O<sub>5</sub>


CVC 601, 25% Oxygen, 75% Argon, 90 min, 500 watts, 4 inch target resulting in ~5000 Å, nanospec should use index of refraction of 2.2

### Deposition of Reactive Sputtered TaN



CVC 601, 8" Target of Ta, Ar 170 sccm, N<sub>2</sub> 34 sccm, Pressure = 4 mTorr, 2000 W, Rate ~900 Å/15 min

### Deposition of Reactive Sputtered TaN


CVC 601, 4" Target of Ta, Ar 62 sccm, N<sub>2</sub> 34 sccm, Pressure = 6 mTorr, 500 W, Rate=157 Å/min, Rhos=228 ohms



**STEP COVERAGE**




These SEM pictures show typical profiles of aluminum over steps from the CVC601.






### *SUMMARY FOR DEPOSITION, UNIFORMITY and STEP COVERAGE*

1. None of the deposition tools are that great from a thickness uniformity point of view. The best tool we investigated is the Cha Flash Evaporator.
2. The PE 4400 is the only tool that can do sputter etch prior to metal deposition. So we need to use this tool for the 2<sup>nd</sup> layer of aluminum.
3. The four point probe technique for measuring thickness is a good way to measure uniformity.
4. Step coverage can be a problem so we choose to deposit metal thickness larger than the step height. Our metal thicknesses are 0.75 $\mu\text{m}$  for metal one and two.




**CONTACTS TO SILICON**



Ideal Ohmic  
Al/p-silicon

Rectifying  
Al/n-silicon

Tunneling Ohmic  
Al/n<sup>+</sup>-silicon



**SPECIAL RCA CLEAN PRIOR TO METAL ONE**

**APM**

NH<sub>4</sub>OH - 1part  
H<sub>2</sub>O<sub>2</sub> - 3parts  
H<sub>2</sub>O - 15parts  
70 °C, 15 min.

Prior to Metal One Only / Sputter etch Prior to Metal Two

DI water  
rinse, 5 min.

H<sub>2</sub>O - 50  
HF - 1  
60 sec.

**HPM**

HCL - 1part  
H<sub>2</sub>O<sub>2</sub> - 3parts  
H<sub>2</sub>O - 15parts  
70 °C, 15 min.

DI water  
rinse, 5 min.



DI water  
rinse, 5 min.

H<sub>2</sub>O - 50  
HF - 1  
60 sec.

DI water  
rinse, 5 min.

SPIN/RINSE  
DRY

**CONTACT RESISTANCE**




Metal	Rc
Al:Si/n+ Si	15 $\Omega - \mu\text{m}^2$
Al:Si/TiN/n+Si	1.0
Al:Si/TiN/p+Si	2.0
Al/Ti:W/TiSi2/n+Si	19
Al/TiW/TiSi2/p+Si	70


$$R = \frac{(V1-V2)}{I} \quad \text{ohms}$$

$$G_c = \frac{I}{(V1-V2)} = \frac{1}{W1 \times W2} \quad \text{mhos}/\mu\text{m}^2$$

$$R_c = 1/G_c \quad \text{ohms} - \mu\text{m}^2$$



*CBKR's*




2µm M1toPoly  
2µm M1toM2  
2µm M1toP+


2µm M1toP+  
2µm M1toN+  
2µm M1toN+

4µm M1toPoly  
4µm M1toM2  
4µm M1toP+

4µm M1toP+  
4µm M1toN+  
4µm M1toN+



## VIA CHAINS



Rochester Institute of Technology  
Microelectronic Engineering

Via Chain has 512 Vias



**DRYTEK QUAD ETCH RECIPE FOR CC AND VIA**

Recipe Name:		FACCUT
Chamber		3
Power		200W
Pressure		100 mTorr
Gas 1	CHF3	50 sccm
Gas 2	CF4	10 sccm
Gas 3	Ar	100 sccm
Gas 4	O2	0 sccm

(could be changed to N2)

TEOS Etch Rate	494	Å/min
Annealed TEOS	450	Å/min
Photoresist Etch Rate:	117	Å/min
Thermal Oxide Etch Rate:	441	Å/min
Silicon Etch Rate	82	Å/min
TiSi2 Etch Rate	1	Å/min


US Patent 5935877 - Etch process for forming contacts over titanium silicide






Drytek Quad

## *CONTACT CUT ETCH RECIPE*




Theory: The CHF<sub>3</sub> and CF<sub>4</sub> provide the F radicals that do the etching of the silicon dioxide, SiO<sub>2</sub>. The high voltage RF power creates a plasma and the gasses in the chamber are broken into radicals and ions. The F radical combines with Si to make SiF<sub>4</sub> which is volatile and is removed by pumping. The O<sub>2</sub> in the oxide is released and also removed by pumping. The C and H can be removed as CO, CO<sub>2</sub>, H<sub>2</sub> or other volatile combinations. The C and H can also form hydrocarbon polymers that can coat the chamber and wafer surfaces. The Ar can be ionized in the plasma and at low pressures can be accelerated toward the wafer surface without many collisions giving some vertical ion bombardment on the horizontal surfaces. If everything is correct (wafer temperature, pressure, amounts of polymer formed, energy of Ar bombardment, etc.) the SiO<sub>2</sub> should be etched, polymer should be formed on the horizontal and vertical surfaces but the Ar bombardment on the horizontal surfaces should remove the polymer there. The O<sub>2</sub> (O radicals) released also help remove polymer. Once the SiO<sub>2</sub> is etched and the underlying Si is reached there is less O<sub>2</sub> around and the removal of polymer on the horizontal surfaces is not adequate thus the removal rate of the Si is reduced. The etch rate of SiO<sub>2</sub> should be 4 or 5 times the etch rate of the underlying Si. The chamber should be cleaned in an O<sub>2</sub> plasma after each wafer is etched.



*PICTURES OF M1-M2 VIA CHAIN*



*SEM OF 6 $\mu$ m LINES / 2X2 $\mu$ m VIAS*







**RESISTANCE MEASUREMENTS FOR M1-M2 VIA CHAIN**

F081201


M1-M2 Via chain with 512 Vias and total resistance of 118 ohms or 0.231 ohms per contact



*ALUMINUM ETCH USING LAM4600*



LAM4600



*Rochester Institute of Technology*  
*Microelectronic Engineering*



*LAM 4600 ALUMINUM ETCHER*

Plasma Chemistry


Cl<sub>2</sub> – Reduces Pure Aluminum

BCl<sub>3</sub> – Etches native Aluminum Oxide

-Increases Physical Sputtering

N<sub>2</sub> – Dilute and Carrier for the chemistry

Chloroform – Helps Anisotropy and reduces  
Photoresist damage




**LAM4600 ANISOTROPIC ALUMINUM ETCH**

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
N2	13	13	20	25	25
BCl	50	50	25	25	0
Cl2	10	10	30	23	0
Ar	0	0	0	0	0
CFORM	8	8	8	8	8
Complete	Stabl	Time	Endpoint	Oetch	Time
Time (s)	15	8	180	10%	15


Channel	B
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Fuller, December 2009


Rochester Institute of Technology  
Microelectronic Engineering




*RESULTS FROM ALUMINUM PLASMA ETCH*



Photoresist on Metal Two



Photoresist Removed




**RESIST REMOVAL POST CHLORINE RIE ALUMINUM ETCH**

**Problem:** Photoresist is hardened (and chemically changed) in Chlorine RIE during Aluminum etch and ashing is ineffective in removing the resist.

**Solution:** Use a Solvent based photoresist stripper process.  
(similar to Baseline CMOS process at U of California at Berkeley)

Picture of aluminum wafers post chlorine RIE and after ashing. Note resist remaining on aluminum. Even very long ashing (60 min.) does not remove residue.




Germain Fenger


Rochester Institute of Technology  
Microelectronic Engineering

***MORE PICTURES OF RESIST SCUM PROBLEM***

Pictures on left show resist residue after ashing. Pictures on right show effectiveness of ACT 935 solvent strip process.



From: [ACT-CMI Data Sheet]



*Rochester Institute of Technology*  
*Microelectronic Engineering*


**RESIST REMOVAL AFTER PE4600 PLASMA ETCH**

**Observations:**


A solvent based photoresist stripper followed by a plasma ash is effective at removing Chlorine “burned resist”

**Recommendations:**

PRS2000 at 90C for 10 min  
Rinse 5 min. / SRD  
Follow up with 6” Factory ash  
on the Branson Asher




No photoresist was found on wafers





**SINTERING 425 °C, N<sub>2</sub>/H<sub>2</sub>**




Before Sinter






Native Oxide

**Reduce Contact Resistance**


After Sinter




## EFFECT OF SINTER ON IV CHARACTERISTICS



**SINTERING, SPIKING, EUTECTIC**



Aluminum/Silicon  
Eutectic point 577 °C





Spiking

***DIFFUSION BARRIERS***

Al(1% Si)/TiN/Ti/Si

Passivation  
6000 Å Al 1% Si  
800 Å TiN  
300 Å Ti



## TITANIUM SILICIDE FORMATION ( $TiSi_2$ )






Figure 30: Titanium Silicide Formation

To reduce sheet resistance of source/drain contact regions from 50 – 75  $\Omega$ /sq to 4  $\Omega$ /sq To give high drive current for fast switching speeds. Titanium Silicide was widely used at the 0.25  $\mu$ m node




**SELF ALIGNED SILICIDE FORMATION**




Etch poly gate and implant low doped drain.

SiO<sub>2</sub>




LPCVD oxide

SiO<sub>2</sub>







***SELF ALIGNED SILICIDE FORMATION***




RIE oxide leaving side wall spacers and implant n+ D/S




Deposit Titanium and react it (RTP) with silicon forming Ti silicide (Ti does not react with SiO<sub>2</sub>)



*SELF ALIGNED SILICIDE FORMATION*





Etch off Titanium leaving self aligned silicide called (salicide)



*SILICIDE FORMATION*

IMEC Meeting  
December 1999



Rochester  
Microelectronics

**TITANIUM SILICIDE FORMATION ( $TiSi_2$ )**




Figure 31: Transistor Cross section with Parasitic Resistances [14]

$$R_{TOTAL} = R_{CHANNEL} + R_{PARASITIC}$$

$$R_{PARASITIC} = R_{EXTENSION} + R_{EXTRINSIC}$$

$$R_{EXTENSION} = R_{S'} + R_{D'}$$

$$R_{EXTRINSIC} = R_S + R_D + 2R_C$$


$$R_{S'} \times W = R_{SLDD} \times L_{spacer}$$

$$R_{D'} \times W = R_{SLDD} \times L_{spacer}$$

$$R_S \times W = R_{SSILICIDE} \times L$$

$$R_D \times W = R_{SSILICIDE} \times L$$

$$R_C \times W = \frac{\rho_c}{L}, \rho_c = 2 \times 10^{-9} \Omega \times cm^2$$



**TITANIUM SILICIDE FORMATION (TiSi<sub>2</sub>)**

Require < 10% reduction in drive current due to R<sub>PARASITIC</sub>

Sample calculation shown in Table 7, assume:

$$R_{S-LDD} = 400 \text{ } \Omega/\text{sq}$$

$$L_{SPACER} = 0.25 \text{ } \mu\text{m}$$

$$R_{S-Silicide} = 4 \text{ } \Omega/\text{sq}$$

$$L_{SILICIDE} = 0.75 \text{ } \mu\text{m}$$

$R_{EXTENSION} \times W$ ( $\Omega \times \mu\text{m}$ )	$R_{EXTRINSIC} \times W$ ( $\Omega \times \mu\text{m}$ )	$R_{PARASITIC} \times W$ ( $\Omega \times \mu\text{m}$ )	$R_{SAT} \times W$ ( $\Omega \times \mu\text{m}$ )	$\frac{R_{PARASITIC} \times W}{R_{SAT} \times W}$
200	7	207	4108	5.1 %

All Resistances are calculated for a nominal 1  $\mu\text{m}$  width

As width is increased, the total resistance components will decrease but the ratio for drive current reduction will remain the same

Drive current is only reduced by  $\sim 5\%$  including integration of silicide



**TITANIUM SILICIDE FORMATION ( $TiSi_2$ )**


Silicide	Thin Film Resistivity ( $\mu\Omega\text{-cm}$ )	Sintering Temp ( $^{\circ}\text{C}$ )	Stable on Si up to ( $^{\circ}\text{C}$ )	Reaction with Al at ( $^{\circ}\text{C}$ )	nm of Si consumed per nm of metal	nm of resulting silicide per nm of metal
$TiSi_2$ (C54)	13-16	700-900	~900	450	2.27	2.51
$TiSi_2$ (C49)	60-70	500-700			2.27	2.51

45 nm of Si is consumed by 20 nm of Ti to produce 50 nm of  $TiSi_2$  in C49 phase

The C49 phase is a higher resistivity phase created after a 500-700 $^{\circ}\text{C}$  rapid thermal step

The un-reacted Ti is removed by wet chemistry and a 2<sup>nd</sup> thermal step is performed at 700-900 $^{\circ}\text{C}$  to form lower resistivity C54 phase



50 nm of  $TiSi_2$  in the C54 phase should yield an  $R_s \sim 4 \Omega/\text{sq}$






## TITANIUM SILICIDE FORMATION ( $TiSi_2$ )

Titanium Silicide suffers from a narrow line width effect where  $R_s$  increases as line width is decreased. This is why the industry transitioned to  $CoSi_2$  for sub- $0.25\ \mu m$  CMOS. Intel reports an  $R_s$  of  $4\ \Omega/sq$  for their  $0.25\ \mu m$  CMOS process, although it is not reported if this is for the source/drain regions only, or gate too



**COBALT SILICIDE ( $CoSi_2$ )**

CoSi<sub>2</sub> is being used commonly for the advanced IC technologies. There are several process choices to be made for the formation of a high yielding and reproducible silicide. The Co/Ti(cap) process is the best for 0.18 $\mu$ m and below.




## *PROPERTIES OF ALUMINUM CONDUCTORS*

### Advantages:



- High Electrical Conductivity,  $r$  (bulk) =  $2.7 \mu\text{ohm-cm}$
- Good ohmic Contact to n+ and p+ Silicon ( $\sim 40$  ohms for  $0.5\mu\text{m}$ )
- Easy to Deposit
- Good Adherence to  $\text{SiO}_2$  and Si
- Easy to Pattern
- Easy to Wire Bond To
- Low Cost

### Limitations:

- Low temperature Reaction with Silicon Spiking
- Low Electromigration
- Hillock Growth
- Dry Etching uses Chlorine Chemistry
- No suitable CVD process
- Step Coverage is Poor in High Aspect Ratio Contacts/Vias





**0.5  $\mu\text{m}$  THREE LEVEL METAL PROCESS NO CMP**




*SIX LAYER ALUMINUM, W PLUGS, CMP,  
DAMASCENE OF LOCAL W INTERCONNECT*


Six levels aluminum interconnect with tungsten plugs, CMP, and damascene of local tungsten interconnect for 0.18  $\mu\text{m}$  gates.




*DAMASCENE PROCESS*




Pattern Trenches in Oxide




Fill with Copper Metal




CMP Excess Metal Off




**DUAL DAMASCENE PROCESS**




Prior Metal Layer  
+ LTO




Pattern and Etch  
Contact to Prior Metal




Pattern and Etch  
Trench for Conductor



Deposit Copper




CMP excess Metal off





**6 LAYER COPPER INTERCONNECT**



Copper Layer 6

Copper Layer 5

Copper Layer 4


Copper Layer 3

Copper Layer 2



Copper Layer 1

Local tungsten interconnect  
at 0.2  $\mu\text{m}$  transistor gates


Copper resistivity  $\sim 2 \mu\text{ohm cm}$



**COPPER INTERCONNECT**



[1] IBM Corp.'s new CMOS 7S process for manufacturing ICs uses copper for its six levels of interconnections, and has effective transistor channel-lengths of only 0.12  $\mu\text{m}$ . It is the first commercial fabrication process to use copper wires [see "The Damascus connection," p. 25].



*Rochester Institute of Technology*  
*Microelectronic Engineering*

## *FINAL PASSIVATION*

### **Funtions of Passivation Layers**

Scratch protection for metal

Immunity to shorts by loose conductive particles

Corrosion protection for metal

Reduce susceptibility to electromigration

Provide alkali gettering capability

### **Materials**


SiN<sub>x</sub>H<sub>y</sub> by PECVD

SiO<sub>x</sub>N<sub>y</sub>H<sub>z</sub> by PECVD

3 wt % P-PSG by LPCVD, PECVD

BPSG by LPCVD

Polyimides by Spin Coating





## REFERENCES

1. Handbook of Thin film Technology, Maissel and Glang, McGraw Hill, 1970.
2. IEEE Spectrum, January 1998.
3. “Copper Goes Mainstream low K to Follow”, Peter Singer, Semiconductor International, November 1997.
4. “CVD TEOS/O<sub>3</sub> Development History and Applications”, Kazuo Maeda, Stephen M. Fisher, Solid State Technology, June 1993.
5. “Interconnect metallization for Future Device Generations”, Bruce Roberts, et.al., Solid State Technology, February 1995.

