<u>Surface MEMS Project</u>

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Surface MEMS Fabrication Details

Dr. Lynn Fuller, Adam Wardas

Webpage: <u>http://people.rit.edu/lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Email: <u>Lynn.Fuller@rit.edu</u> Department webpage: <u>http://www.microe.rit.edu</u>

10-30-2014 SurfaceMEMsFabricationDetails.ppt


Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

OUTLINE

Introduction Device Cross Section Maskmaking Stepper Jobs Fabrication Details Signal Processing Testing Summary References Homework



INTRODUCTION

This document provides detailed information on RIT's surface micromachine process. This process is capable of making many different types of MEMS devices. This MEMS fabrication process is CMOS compatible (with some modifications) back end module that can be added to realize compact microsystems (CMOS plus MEMS).


Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

LIST OF MEMS DEVICES MADE WITH THIS PROCESS

Resistors – Micro Bolometer Heaters – Chemical Sensors Micro Mirror - Two Axis Mirror Thermally Actuated Two Arm Cantilever **Chevron Actuators Electrostatic Comb Drive** MEMS Switch Accelerometer Gas Flow Sensor, Anemometer, Thermionic Light Modulator **Bio** Probes Speaker Humidity Sensors Pressure Sensors - Microphone Temperature Sensors – Thermopile, Resistor Inductors, Capacitors – Humidity Sensor Hall Effect Sensors – other Magnetic Field Sensors




2014 MEMS MULTICHIP PROJECT DESIGN

Total 15 mm by 15 mm plus 500 um for sawing into 9 chips for overall 16.5mm by 16.5mm size.


Wafer sawing is easier if all chips are the same size


5mm by 5mm design space for each project



Rochester Institute of Technology Microelectronic Engineering

TEST STRUCTURES





- 1. Poly1 in Parallel with Poly2
- 2. No Etch Holes Poly 2
- 3. 5um Etch Holes Poly2
- 4. Metal contact to Poly2 to Poly1
- 5. Metal contact to Poly1
- 6. 2um Etch Holes Poly2


Rochester Institute of Technology Microelectronic Engineering

- 7. Poly2 No Implant, No SacOx
- 8. Poly2 No Implant
- 9. Poly2 No Implant 5um Gap
- 10. Poly2 No Implant 5um Resistor
- 11. Poly 2 No Implant 10um Resistor



© October 30, 2014 Dr. Lynn Fuller

2014 MEMS MULTICHIP PROJECT DESIGN



GDS II LAYER NUMBERS

The design layer names and colors are lost when converting to GDS II. Only the layer number is kept.

Individual Student Designs are converted to GDS-II files and emailed to course instructor.

> Rochester Institute of Technology Microelectronic Engineering

	Layer Palette			▼ # ×
ſ	▼ mems-2014		Us Ord	er Draw ler Order
nd	Out			SVF
		Layer		
ıly 📗	Layer	Number	Pre	v SVF 📥
	poly1	1		
	SacOx	2	20	
	Anchor	3	13835	
IS	Poly2	4		
	Metal	7		
e	Out	9		
	Cut	6		
	No_Implant	15	***	× vv =
	Holes	16		
ogy				r. 7
r r				2 2 2
© Octobe	r 30, 2014 Dr. Lynn Fulle	er P	age 10	

MASK ORDER FORM

Rochester Institute of Technology Semiconductor & Microsystems Fabrication Laboratory

Maskmaking Order Request

Name Company Department	Dr Fuller RIT	Design File Name (.gds) Number of Mask Levels to be Written Cell Layout Size Name of Cell in Design File to be used Mask Type Needed	7 16.5m	-2014-final.gds m x 16.5mm -2014-final	
Street Address		Contact Aligner	Defaults	Scale:	1X
City, State and Zip Code		• Max field size – 105mm x 105mm		Mask Size:	5″ x 5″ x 0.09″ Soda Lime
Phone Number	() -			Orientation:	Mirror 90
SMFL Project Code	× /			Fracture Resolution:	0.5um
Email Address		GCA Stepper	Defaults	Scale:	
		 Max field size – 20mm x 20mm 		Mask Size:	
Order Date				Orientation:	
Order Due Date		<u> </u>		Fracture Resolution:	0.5um
Order Due Date					
		X ASML Stepper	Defaults	Scale:	
		Max field size – 22mm x 22mm		Mask Size:	6" x 6" x 0.12" Quartz
				Orientation: Fracture Resolution:	Mirror 90
	++			Fracture Resolution:	0.5011
	<u>·•</u>	Single Field Array Plate Array element size		Yes Array with column: X: um Y: un	s (x) and rows (y)
	ester Institute of Te electronic Enginee	<u>Notes:</u> If multiple design files are to be incorpor Your designs will be butted together to f Multiple Field Array Plate Numbers of Levels on Plate Please specify which levels are to be gro	rom the arra	y unless otherwise specifie	ed
	—	© October 30, 2014 Dr. Lynn Fu	uller	Page 11	


MASK ORDER FORM DETAILS

Reticle Number	Reticle Name	Design Layer #'s	Boolean Function	Dark/ Clear	Comment
1	Poly1	1	None	Clear	
2	SacOx	2	None	Clear	
3	Anchor	3	3 Inverted	Dark	
4	No Implant	15	None	Clear	
5	Poly2	4,16	4 AND (16 Inverted)	Clear	
6	Cut	6	6 Inverted	Dark	
7	Metal	7	None	Clear	

Design Layer 9 Out (outline) is not used. It is only for placement of projects on the multi-project reticle template.

Rochester Institute of Technology Microelectronic Engineering cp <filename>.gds /dropbox/masks

© October 30, 2014 Dr. Lynn Fuller



This process can take weeks and cost between \$1000 and \$20,000 for each mask depending on the design complexity.

© October 30, 2014 Dr. Lynn Fuller


MEBES - Manufacturing Electron Beam Exposure System



Rochester Institute of Technology Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

ASML RETICLE





Chrome Side Mirrored 90° Chip Bottom at Bottom

Rochester Institute of Technology Microelectronic Engineering Non Chrome Side As loaded into Reticle Pod, Chrome Down, Reticle Pre-Alignment Stars Sticking out of Pod

© October 30, 2014 Dr. Lynn Fuller

POSSIBLE NEW PROCESSES (NEED VERIFICATION)

Can we make isolated poly resistors by ion implant? Sacrificial Oxide Etch Holes, Size, Spacing,

Sacrificial Oxide Etch Stop (poly) and Oxidation Mechanical Poly Layer Deposition Mechanical Poly Layer Etch Recipe (STS Tool) Thick Resist Coat, Develop, Expose Recipes Use Stepper Job SMFL-ETM and Photomask **ÊTM Senior Test** 1827 Resist, 2500 rpm, 110°C 4.1µm Thickness $400 \text{mj/cm} 2 \text{ Focus} + 2 \mu \text{m}$ Develop same as DEVCC no hard bake Metal Lift-Off Sawing Recipes.... Release Sequence, Details,

SURFACE MEMS 2014 PROCESS

1. Starting wafer 2. PH03 – level 0, Marks 3. ET29 – Zero Etch 4. ID01-Scribe Wafer ID, D1... 5. ET07 – Resist Strip, Recipe FF 6. CL01 – RCA clean 7. OX04 – 6500Å Oxide Tube 4 8. CV01 – LPCVD Poly 5000Å 9. PH03 – level 1 Poly-1 10. ET08 – Poly Etch 11. ET07 – Resist Strip, Recipe FF 12. CL01- RCA clean 2 HF dips 13. CV01- LPCVD Poly 1000Å 14. IM01-P31 2E16 100KeV 15. OX04- Anneal Recipe 119 16. CV03-TEOS SacOx Dep 1.5um 17. PH03-level 2 SacOx 18. ET06-wet etch SacOx 19. ET07- Resist Strip, Recipe FF 20. CV03-TEOS Etch Stop

21. PH03-Level 3 Anchor-Thick Resist 22. ET06-Wet Etch Oxide 23. ET07-Resist Strip Recipe FF 24. CV01-LPCVD Poly 1.5um 25. PH03-Level 4 No Implant 26. IM01-P31 2E16 100KeV 27; ET07 Resist Strip, Recipe FFF 28. OX04-Anneal Recipe 119 29. DE01 Four Point Probe 30. PH03-Level 5 Poly2 31. ET68-STS Etch 32. ET07 Resist Strip, Recipe FFF 33. ET66-SacOx Etch 34. OX05-Consume Etch Stop Poly 35. PH03-Level 6 CC 36. ET06- wet etch BOE 37. ET07 Resist Strip, Recipe FFF 38. CL01-Special 39. ME01 – Sputter Aluminum 40. PH03-Level 7, Metal

41. ET15 – plasma Al Etch
42. ET07 – Resist Strip, Recipe FFF
43. SI01 – sinter Tube 2, Recipe ???
44. SEM1 – SEM Pictures
45. TE01 - Testing

Rochester Institute of Technology


Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller



STARTING WAFER – SCRIBE ID01

Starting Wafer



Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

SSI COAT AND DEVELOP TRACK FOR 6" WAFERS



Use Recipe: MEMSCOAT.rcp and MEMSDEV.rcp

© October 30, 2014 Dr. Lynn Fuller


RECIPES FOR RESIST COAT AND DEVELOP

Level	Level Name	Resist	Coat Recipe	Develop Recipe	Resist Thicknes s
0	Zero	OIR-620	Coat	Develop	1.0um
1	Poly 1	OIR-620	Coat	Develop	1.0um
2	Sac Ox	OIR-620	Coat	Develop	1.0um
3	Anchor	S1827	MEMS-COAT	MEMS-DEV	4.5um
4	Poly 2	S1827	MEMS-COAT	MEMS-DEV	4.5um
5	CC	S1827	MEMS-COAT	MEMS-DEV	4.5um
б	Metal 1	S1827	MEMS-COAT	MEMS-DEV	4.5um

MEMSCOAT.rcp 2500rpm, 30sec, Hand Dispense, 110°C, 1min Exposure for S1827, 400mj/cm2, Focus +2.0, NA=0.46, σ =0.45 MEMSDEV.rcp has 200 second develop time, no hardbake

© October 30, 2014 Dr. Lynn Fuller

ASML 5500/200




NA = 0.48 to 0.60 variable σ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ /NA = ~ 0.35µm for NA=0.6, σ =0.85 Depth of Focus = k₂ λ /(NA)² = 1.0 µm for NA = 0.6



i-Line Stepper $\lambda = 365$ nm 22 x 27 mm Field Size

© October 30, 2014 Dr. Lynn Fuller



Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

DRYTEK QUAD RIE TOOL



© October 30, 2014 Dr. Lynn Fuller


ZERO ETCH FOR ASML ALIGNMENT MARKS

Recipe Name:	ZEROE	ЕТСН
Chamber		3
Power		200W
Pressure		100 mTorr
Gas 1	CHF3	50 sccm
Gas 2	CF4	25 sccm
Gas 3	Ar	0 sccm
Gas 4	O2	10 sccm


Max Time = 120 seconds

Silicon Etch Rate

650 Å/min



8.8 um L/S 8 um L/S




ASHER, SCRIBE, RCA CLEAN & SRD

O2 + Energy = 2 O O is reactive and will combine with plastics, wood, carbon, photoresist, etc.







RCA Clean Bench



© October 30, 2014 Dr. Lynn Fuller



RCA CLEAN




USING EXCEL SPREADSHEET FOR OXIDE GROWTH CALCULATIONS

	_											
		A	В	C	D	E	F	G	H		J	
	1	ROCHESTER	INSTITUT	TE OF TE	CHNOLOGY				OXIDE.	XLS		
	2	MICROELEC	TRONIC E	ENGINEE	RING				7/4/20	014		
	3											
	4	CALCULATIO	ON OF OX	CIDE THIC	CKNESS		Dr. Lynn Fu	ller / Jamie	Wasiewi	cz		
	Б											
	6	To use this spre	eadsheed cl	hange the v	alues in the wh	hite boxes.	The rest of t	he sheet is				
	7	protected and s	should not b	oe changed	unless you are	e sure of th	e consequenc	es. The				
	8	calculated result	ts are show	n in the pu	rple boxes. O	2 bubbled	through warm	water is "	wet",			
	9	burning H2 with	h O2 is call	ed "steam"								
	10											
	11	CONSTANTS				VARIAB	LES				DICES	
	12		1.38E-2							1=y	es, 0=no	
	13	(Bo/Ao) dry	623000	0μm/hr		Temp =			wet	0	-	
		Ea (dry)		2 eV		time =		min	dry	0		
		(Bo/Ao) wet	8950000	0μm/hr	Partial Pr	essure, p =	1.00	Atm	steam	1		
		Ea (wet)		5 eV					<100>	1		
		(Bo/Ao) steam	1.63E+0	8 μm/hr					<111>	0		
		Ea (steam)		5 eV				1.				
		Bo dry	7.72E+0			Xint=	0	Å				
	20	Ea (dry)	1.2	3 eV								
		Bo wet	2.14E+0	2 μm2/hr		Silicon VI	LSI Technolo	<u>gy</u> , Plumm	er, Deal, (Griffin		
	22	Ea (wet)		1 eV			Prentice Hal	l, 2000, pg	g 319-369)		
		Bo steam	3.86E+0	2 μm2/hr								
	24	Ea (steam)	0.7	8 eV		(Bo/Ao)/1	1.68 for <100)>				
	25	_										
	26	CALCULATIO	ONS:									
	27	_									_	
	28	_	Xe	ox (Oxide	thickness)=(A/	2){[1+(t+]	Γau)4B/A^2]	^0.5 -1} =	= 67	765 Å		
	29	_										
	30		$B = [Bo ext{ ext{ }}]$	• •			0.5338344					
	31			o/Ao) exp	(-Ea/KTemp)]	*p	2.99E+00					
	32	_	A				0.1784766					
	33	_	Tau = (Xi2	2+AXi)/B			0	hr				
ffff	34	_										
	35	·							↓			
╋╋╋	36	Xox 🗍			Oxide S	i02					Silicon	
	37	-	Silic	on					т –		Prior to	
	38	_	Sinc						0	xide Gr	owth	
	39	-						04	46 Xox (s	ilicon c	consumed)	
	40 41	-						0.			(1.001)	
	41											
					1		© Oct	ober 3	0, 2014	4 Dr	r. Lynn F	uller

These spreadsheets are available on Dr. Fullers webpage.



BRUCE FURNACE RECIPE 406 – WET OXIDE 6,500Å




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Wet Oxide Growth, Target 6,500 Å


Rochester Institute of Technology

Microelectronic Engineering

BRUCE FURNACE




Tube 1 Steam Oxides Tube 2 P-type Diffusion Tube 3 N-type Diffusion Tube 4 Dry Oxides and Gate Oxides




Rochester Institute of Technology Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

TENCORE FT-300 SPECROMAP






Record:

Mean Std Deviation Min Max No of Points

© October 30, 2014 Dr. Lynn Fuller

Page 31

Tilted 30





Starting Wafer




Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

DEPOSIT POLYSILICON

Poly Target 5000A LPCVD, 610C, Rate ~64Å/min Time~78 min Recipe POLY 610 Temp = 610°C Pressure = 300 mTorr Silane Flow = 90 sccm



© October 30, 2014 Dr. Lynn Fuller

SSI COAT AND DEVELOP TRACK FOR 6" WAFERS




Use Recipe: Coat.rcp and Develop.rcp

Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller




RECIPES FOR RESIST COAT AND DEVELOP

Level	Level Name	Resist	Coat Recipe	Develop Recipe	Resist Thicknes s
0	Zero	OIR-620	Coat	Develop	1.0um
1	Poly 1	OIR-620	Coat	Develop	1.0um
2	Sac Ox	OIR-620	Coat	Develop	1.0um
3	Anchor	S1827	MEMS-COAT	MEMS-DEV	4.5um
4	Poly 2	S1827	MEMS-COAT	MEMS-DEV	4.5um
5	CC	S1827	MEMS-COAT	MEMS-DEV	4.5um
б	Metal 1	S1827	MEMS-COAT	MEMS-DEV	4.5um

MEMSCOAT.rcp 2500rpm, 30sec, Hand Dispense, 110°C, 1min Exposure for S1827, 400mj/cm2, Focus +2.0, NA=0.46, σ =0.45 MEMSDEV.rcp has 200 second develop time, no hardbake

© October 30, 2014 Dr. Lynn Fuller

ASML 5500/200




NA = 0.48 to 0.60 variable σ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ /NA = ~ 0.35µm for NA=0.6, σ =0.85 Depth of Focus = k₂ λ /(NA)² = 1.0 µm for NA = 0.6



i-Line Stepper $\lambda = 365$ nm 22 x 27 mm Field Size


© October 30, 2014 Dr. Lynn Fuller




Rochester Institute of Technology


Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller






2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL



Rochester Institute of Technology Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

PLASMA ETCHING IN THE DRYTEK QUAD




ANISOTROPIC POLY GATE ETCH RECIPE

Anisotropic Poly Gate Etch Recipe

SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mTorr, 1900 A/min (Anisotropic), Resist Etch Rate 300 A/min, Oxide Etch Rate 200 A/min


Recipe Name:	FACPOLY Step 2
Chamber	2
Power	160 watts
Pressure	40 mTorr
Gas	SF6
Flow	30 sccm
Gas	CHF3
Flow	30 sccm
Gas	O2 Endpoint See Video
Flow	5 sccm http://people.rit.edu/lffeee/videos.htm
Poly Etch Rate	1150 Å/min
Photoresist Etch Rate:	300 Å/min
Oxide Etch Rate:	200 Å/min





DEPOSIT POLYSILICON

Poly Target 1000A LPCVD, 610C, Rate ~67Å/min Time~15 min Recipe POLY 610 Temp = 610°C Pressure = 300 mTorr Silane Flow = 90 sccm





VARIAN 350 D ION IMPLANTER (4" AND 6" WAFERS)



Rochester Institute of Technology Microelectronic Engineering


© October 30, 2014 Dr. Lynn Fuller





At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

N+ Poly Doping/Anneal, Thick Poly, > 1 μ m, No Oxide Growth



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A) Step 1 Setup Time = 15 sec Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 scc Step 2 – Deposition Dep Time = 55 sec (5000 Å) Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 scc Step 3 – Clean Time = 10 secPressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc



© October 30, 2014 Dr. Lynn Fuller



SSI COAT AND DEVELOP TRACK FOR 6" WAFERS



Use Recipe: Coat.rcp and Develop.rcp

Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller


RECIPES FOR RESIST COAT AND DEVELOP

Level	Level Name	Resist	Coat Recipe	Develop Recipe	Resist Thicknes s
0	Zero	OIR-620	Coat	Develop	1.0um
1	Poly 1	OIR-620	Coat	Develop	1.0um
2	Sac Ox	OIR-620	Coat	Develop	1.0um
3	Anchor	S1827	MEMS-COAT	MEMS-DEV	4.5um
4	Poly 2	S1827	MEMS-COAT	MEMS-DEV	4.5um
5	CC	S1827	MEMS-COAT	MEMS-DEV	4.5um
б	Metal 1	S1827	MEMS-COAT	MEMS-DEV	4.5um

MEMSCOAT.rcp 2500rpm, 30sec, Hand Dispense, 110°C, 1min Exposure for S1827, 400mj/cm2, Focus +2.0, NA=0.46, σ =0.45 MEMSDEV.rcp has 200 second develop time, no hardbake

© October 30, 2014 Dr. Lynn Fuller

ASML 5500/200




NA = 0.48 to 0.60 variable σ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ /NA = ~ 0.35 µm for NA=0.6, σ =0.85 Depth of Focus = k₂ λ /(NA)² = 1.0 µm for NA = 0.6



i-Line Stepper $\lambda = 365$ nm 22 x 27 mm Field Size


© October 30, 2014 Dr. Lynn Fuller





Rochester Institute of Technology


Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller









CLEAR FIELD MASKS




Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

USING IMAGE REVERSAL RESIST

AZ nLOF 2020 Depth of Focus @ 1.0 μm CD



© October 30, 2014 Dr. Lynn Fuller

LIFT-OFF USING IMAGE REVERSAL RESIST

 Coat wafers with n-LOF-2020 Image Reversal Resist, Use COATNLOF recipe on the SSI track HMDS prime: 140C, Dispense for 30s, Prime for 60s Manually dispense photoresist Spin at 2500 RPM, Spin for 60s, Thickness ~2500nm Soft Bake at 110C, Bake for 60s


2. Expose on the ASML Stepper – use same mask as for etch process (clear field mask) Dose = 66 mJ/cm² i-line (365nm), Focus = 1.5, NA = 0.60, Sigma=0.625

3. Develop on SSI Track using recipe DEVNLOF

PEB (Image Reversal Bake) at 110C for 60s Spin and dispense developer for 5s, Dispense developer for 5s, Puddle develop for 70s Spin and rinse for 30s at 1000 RPM. Spin dry for 30s at 3750 RPM Do not hard bake. It can damage the sidewall profile. Hard Bake time = 0s

4. Etch


5. Remove Photoresist





Rochester Institute of Technology


Microelectronic Engineering


© October 30, 2014 Dr. Lynn Fuller


















At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

N+ Poly Doping/Anneal, Thick Poly, > 1 μm, No Oxide Growth

MEASURE POLY SHEET RESISTANCE



CDE Resistivity Mapper




Rochester Institute of Technology


Microelectronic Engineering

CDE ResMap	FileName: C:\4P\CDE_Demo.prj\6in49pt.rcp\3220K051.RsM		
RunTitle	CDE ResMap Demo Recipes		
Ent.			
LotID, WaferID	F02111D1 MyWafer		
RunDate	10:05 02/20/03		
Recip Name	CDE_Demo 6in49pt + + +		
Oper Engr [Equp] :	CDE[Customer [ResMap]		
	*		
Wafer No.	DualPrbCnfg		
WaferDia	100 Flat +		
EdgeExclusn	8.0 FollowMajorFlat		
ProbePoints: 49 #Goo	vd: 48		
Rs Avg 105.301 Ohms			
StdDev 10.5959 10.063			
Min 90.039 Max 130.1			
(Mx-Mn) / (Mx+Mn) 18.23	le (-)/2Av 19.07e		
Imin:14.49% Lmax:23.	64% (-)/Av 38.13%		
Gradients: R/2=7.652% ~R=22.245%			
Merit: 61.6 21% 42	2.6 89.6		
Rana 10.0K Idvitk 0.74m Vanabix 14.3m			
DataRejectSigma: 3.0			
#data=49 Rs Spacing	r = 1/3 Sigma		
126,493	101.769		
120.493	98.2367		
119.429	94.7048		
115.897			
112.365			
108.833			
200.302			

© October 30, 2014 Dr. Lynn Fuller




2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL



Rochester Institute of Technology Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

PLASMA ETCHING IN THE DRYTEK QUAD



ANISOTROPIC POLY GATE ETCH RECIPE

Anisotropic Poly Gate Etch Recipe


SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mTorr, 1900 A/min (Anisotropic), Resist Etch Rate 300 A/min, Oxide Etch Rate 200 A/min


FACPOLY	Step 2
2	
160 watts	
40 mTorr	
SF6	
30 sccm	
CHF3	
30 sccm	
O2	Endpoint See Video
5 sccm	http://people.rit.edu/lffeee/videos.htm
1150 Å/mi	n
300 Å/min	
200 Å/min	
	2 160 watts 40 mTorr SF6 30 sccm CHF3 30 sccm O2 5 sccm 1150 Å/mi 300 Å/min


Surface MEMS Project AFTER POLY 2 ETCH AND RESIST STRIP


© October 30, 2014 Dr. Lynn Fuller

Substrate









ALUMINUM ETCH USING LAM4600



© October 30, 2014 Dr. Lynn Fuller

LAM4600 ANISOTROPIC ALUMINUM ETCH

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
O2 111	0	0	0	0	0
N2 222	13	13	20	25	25
BCI 333	50	50	25	25	0
Cl2 444	10	10	30	23	0
Ar 555	0	0	0	0	0
CFORM666	8	8	8	8	8
Complete	Stabl	Time	Time	Oetch	Time
Time (s)	15	8	230	10%	15



Channel	В
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Fuller, May 2010

Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

SINTER




Rochester Institute of Technology Microelectronic Engineering


© October 30, 2014 Dr. Lynn Fuller


SOME EXAMPLES OF PACKAGED DEVICES

Magnetic Proximity Sensor



Packaged Accelerometer






Rochester Institute of Technology Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

SINGLE RESISTOR SENSOR AMPLIFIER DESIGN




$$Vout = \frac{V(1.004)}{(2.004 - \frac{1}{2})} = 3mV$$


Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

SINGLE SUPPLY OSCILLATOR (MULTIVIBRATOR)





Let R1 = 100K, R2=R3=100K and +V = 3.3 Then $V_T = 2.2$ when Vo = 3.3 $V_T = 1.1$ when Vo = 0

© October 30, 2014 Dr. Lynn Fuller

SUMMARY

CMOS Compatible?




Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

REFERENCES

- 1. Dr. Lynn Fuller's webpage
- 2. more




Rochester Institute of Technology

Microelectronic Engineering

© October 30, 2014 Dr. Lynn Fuller

HOMEWORK – FABRICATION DETAILS

- 1. Draw a series of pictures that show the crossection and layout for your design project. From starting wafer to sinter. Not all of the 43 steps but for most of the steps.
- 2. Provide a list of all recipes and a short description.
- 3. What data should be collected ie. at step 7 record oxide thickness, at step 9 take picture of resolution, at step ?
- 4. Discuss how your device will be packaged.
- 5. Discuss how the devices you make will be tested. Describe any electronic circuits



Rochester Institute of Technology

Microelectronic Engineering