ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

RIT's Sub-CMOS Process (Leff < 1.0 μm)

Dr. Lynn Fuller Suraj Bhaskaran and Ivan Puchades

Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: Lynn.Fuller@rit.edu Webpage: http://people.rit.edu/lffeee

Rochester Institute of Technology

Microelectronic Engineering

8-17-14 SubCmos2014.ppt

© August 17, 2014 Dr. Lynn Fuller

ADOBE PRESENTER

This PowerPoint module has been published using Adobe Presenter. Please click on the Notes tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the play arrow or pressing the page down key.

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

OUTLINE

Introduction Process Description Well Doping Calculations Layout Design Layers and Masks Subµ CMOS Process Details

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

INTRODUCTION

RIT is supporting two different CMOS process technologies. The older p-well CMOS and SMFL-CMOS have been phased out. The SUB-CMOS process is used for standard 3 Volt Digital and Analog integrated circuits. This is the technology of choice for teaching circuit design and fabricating CMOS circuits at RIT. The ADV-CMOS process is intended to introduce our students to process technology that is close to industry state-of-the-art. This process is used to build test structures and develop new technologies at RIT.

RIT p-well CMOS **RIT SMFL-CMOS** RIT Sub_µ-CMOS **RIT Advanced-CMOS**

 $\lambda = 4 \ \mu m$ $\lambda = 1 \mu m$ $\lambda = 0.25 \ \mu m$

 $Lmin = 8 \ \mu m$ $Lmin = 2 \mu m$ $\lambda = 0.5 \ \mu m$ Lmin = 1.0 μm $Lmin = 0.5 \mu m$

Rochester Institute of Technology

Microelectronic Engineering

MAJOR CONSIDERATIONS

Well Doping Substrate Doping and Type Well Formation Channel Stop **Isolation Technology** Gate Oxide Thickness Gate Doping Threshold Voltages Side Wall Spacers and Low Doped Drain (LDD) Drain/Source Junction Depth Well Contacts Silicides Metal Technology

WELL/JUNCTION CALCULATIONS

Built in Voltage:

Width of Space Charge Layer, W on lightly doped side: Maximum Electric Field:

$$\Psi_{o} = 0.55 + \text{KT/q} \ln (\text{N/ni})$$

Wsc=
$$[(2\epsilon/q) (\Psi_o + V_R) (1/N)]^{1/2}$$

 $E_o = - [(2q/\epsilon) (\Psi_o + V_R) (N)]^{1/2}$

Example:

 $\Psi_{o} = 0.55 + 0.026 \ln (3E16/1.45E10) = 0.96$

Wsc = [(2(11.7)(8.85E-14)/1.6E-19)(0.96)(1/3E16)]^{1/2} = 0.20 µm or 0.43µm @ V_R=3.3V

Leff = $1.0-0.20-0.43 = \sim 0.37 \ \mu m$

Eo = -
$$[(2(8.85E-14(11.7))(0.96+3.3)(3E16)]^{1/2}$$

= -1.99E5 V/cm

-
$$\varepsilon = \varepsilon_0 \varepsilon_r = 8.85\text{E}-12$$
 (11.7) F/m -
8.85E-14 (11.7) F/cm



Note: Eomax = 3E5 V/cm

© August 17, 2014 Dr. Lynn Fuller

WELL/JUNCTION CALCULATIONS FOR LDD

Built in Voltage: $\Psi_{o} = KT/q \ln (Na Nd/ni^{2})$ Width of Space Charge Layer: $Wsc = [(2\epsilon/q)(\Psi_0 + V_R)(1/Na + 1/Nd)]^{1/2}$ **Electric Field:** $E_o = - [(2q/\epsilon)(\Psi_o + V_R)(NaNd/(Na+Nd))]^{1/2}$ **Example:** $\Psi_0 = 0.026 \ln (3E16 \ 3E16 \ 1.45E10^2) = 0.75$ Wsc @ $0V = [(2(11.7)(8.85E-14)/1.6E-19)(0.75)(1/3E16+1/3E16)]^{1/2}$ $= 0.26 \ \mu m$ and $0.13 \ \mu m$ on each side of the junction Wsc @ $3.3V = [(2(11.7)(8.85E-14)/1.6E-19)(0.75+3.3)(1/1.5E16)]^{1/2}$ $= 0.60 \ \mu m$ and $0.30 \ \mu m$ on each side of the junction Eo = - $[(2(8.85E-14(11.7))(0.75+3.3)(1.5E16)]^{1/2}]$ Source at <u>0 V</u> Gate Drain at 3.3V =-1.37E5V/cm $\epsilon = \epsilon_{0} \epsilon_{r} = 8.85 \text{E} \cdot 12 \ (11.7) \text{ F/m}$ Leff Leff = $1.0-0.13-0.30 = \sim 0.57 \mu m$ © August 17, 2014 Dr. Lynn Fuller Page 7

Quiz 1 Question 1: Increasing the well surface concentration will

- A) result in larger space charge layer in the MOSFET
- B) allow for smaller MOSFET's
- C) not change Leff of the MOSFET

| The correct ans | compl | etely | |
|--------------------------------------|---|--------------------------------|--------------|
| You must answ before c | ver the question ontinuing | | |
| Correct - Click anywhere to continue | | Incorrect - Click any continue | where to |
| Rochester Microelect | Institute of Technology tronic Engineering | | Submit Clear |

Quiz 1 Question 2: Low Doped Drain/Source provides

- A) larger space charge layer widths, lower electric field, smaller Leff
 B) smaller space charge layer widths, larger electric field, smaller Leff
 C) larger space charge layer widths, lower electric
 - C) larger space charge layer widths, lower electr field, Larger Leff
 - D) smaller space charge layer widths, larger electric field, smaller Leff

| Correct - Click anywhere to | Incorrec | t - Click anywhere to | |
|--|---|-----------------------|--|
| cont Your answer: | | | |
| You did not answ You must answ before co | er this question ver the question ontinuing | Submit | |
| Microelectronic Engineering | | | |
| © August 17, 201 | 4 Dr. Lynn Fuller | Page Q | |

Quiz1

| Your Score | {score} | | | | |
|--|---------------------------------|--|--|--|--|
| Max Score | {max-score} | | | | |
| Number of Quiz Attempts | {total-attempts} | | | | |
| Question Feedback/Review Information Will Appear Here | | | | | |
| Rochester Institute of T Microelectronic Engine | Continue Review Quiz Seering | | | | |

RIT SUBµ CMOS

RIT Subµ CMOS 150 mm wafers – p-type Nsub = 1E15 cm-3Nn-well = 3E16 cm-3 $X_{j} = 2.5 \ \mu m$ Np-well = 1E16 cm-3 $X_{j} = 3.0 \ \mu m$ LOCOS Field Ox = 6000 ÅXox = 150 Ån-type Poly on both transistors $Lmin = 1.0 \ \mu m$ LDD/Side Wall Spacers 2 Layers Aluminum

Rochester Institute of Technology

Microelectronic Engineering



© August 17, 2014 Dr. Lynn Fuller



ASML 5500/200 STEPPER



NA = 0.48 to 0.60 variable σ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ /NA = ~ 0.35 µm for NA=0.6, σ =0.85 Depth of Focus = k₂ λ /(NA)² = > 1.0 µm for NA = 0.6



i-Line Stepper $\lambda = 365$ nm 22 x 27 mm Field Size

© August 17, 2014 Dr. Lynn Fuller

JOHN GALT CMOS TESTCHIP



RIT SUB-CMOS PROCESS



ASML MASK



Chrome Side Mirrored 90° Chip Bottom at Bottom

Rochester Institute of Technology Microelectronic Engineering



Non Chrome Side As loaded into Reticle Pod, Chrome Down, Reticle Pre-Alignment Stars Sticking out of Pod

© August 17, 2014 Dr. Lynn Fuller

SUB-CMOS 150 PROCESS

SUB-CMOS Versions 150

- 1. CL01 2. OX05--- pad oxide, Tube 4 3. CV02- Si3N4-1500Å 4. PH03 –1- JG nwell 5. ET29 – Nitride Etch 6. IM01 – n-well 7. ET07 – Resist Strip 8. CL01 9. OX04 – well oxide, Tube 1 10. ET19 – Hot Phos Si3N4 11. IM01 – p-well 12. OX06 – well drive, Tube 1 13. ET06 - Oxide Etch 14. CL01 15. OX05 – pad oxide, Tube 4 16. CV02 – Si3N4 -1500 Å 17. PH03 - 2 - JG Active 18. ET29 – Nitride Etch 19. ET07 – Resist Strip 20. PH03 - -Pwell Stop
- 21. IM01- stop 22. ET07 Resist Strip 23. CL01 24. OX04 – field, Tube 1 25. ET19 – Hot Phos Si3N4 26. ET06 – Oxide Etch 27. OX04 – Kooi, Tube 1 28. IM01 – Blanket Vt 29. PH03 – 4-PMOS Vt Adjust 30. IM01 - Vt 31. ET07 - Resist Strip 32. ET06 – Oxide Etch 33. CL01 34. OX06 – gate, Tube 4 35. CV01 – Poly 5000A 36. IM01 - dope poly 37. OX08 – Anneal, Tube 3 38. DE01 – 4 pt Probe 39. PH03-5-JG poly 40. ET08 – Poly Etch
- 41. ET07 Resist Strip 42. PH03 – 6 - n-LDD 43. IM01 44. ET07 – Resist Strip 45. PH03 – 7 - p-LDD 46. IM01 47. ET07 - Resist Strip 48. CL01 49. CV03 – TEOS, 5000A 50. ET10 - Spacer Etch 51. PH03 - 8 - N + D/S52. IM01 - N + D/S53. ET07 – Resist Strip 54. PH03 – 9 P+ D/S 55. IM01 - P + D/S56. ET07 – Resist Strip 57. CL01 Special - No HF Dip 58. OX08 – DS Anneal, Tube 2 59. CV03 – TEOS, 4000A 60. PH03 – 10 CC
- 61. ET26 CC Etch 62. ET07 – Resist Strip 63. CL01 Special - Two HF Dips 64. ME01 - Metal 1 Dep 65. PH03 -11- metal 66. ET15 – plasma Etch Al 67. ET07 Resist Strip 68. SI01 - Sinter 69. CV03 – TEOS- 4000Å 70. PH03 – VIA 71. ET26 – Via Etch 72. ET07 – Resist Strop 73. ME01 – Metal 2 Dep 74. PH03- M2 75. ET15 – plasma Etch Al 76. ET07 - Resist Strip 77. SEM1 78. TE01 79. TE02 80. TE03 81. TE04



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

2-6-13

STARTING WAFER

(100) P-type Silicon Wafer 10 ohm-cm

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

TENCORE SURF SCAN

Gives total surface particle count and count in 4 bins <0.5, 0.5 to 2.0, 2.0-10, >10. Bin boundary can be selected. Edge exclusion eliminated count from near the edge of the wafer.





Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

EXAMPLE SURFACE PARTICLE COUNT DATA



| Before Cleani | ng (75 mm) |
|----------------------|------------|
| Size Range (µ | n) Count |
| 0.2 - 0.5 | 104 |
| 0.5 - 2.0 | 562 |
| 2.0 - 10 | 19 |
| >10 | 2. |



After Cleaning (75 mm)Size Range (μm) Count0.2 - 0.5100.5 - 2.042.0 - 103>100



Rochester Institute of Technology

Microelectronic Engineering

RCA CLEAN



RCA CLEAN TOOLS

Megasonics Wet Bench Spin/Rinse/Dry Tool (SRD)



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

PAD OXIDE GROWTH

Stress Relief for subsequent nitride layer Etch stop for plasma etch of nitride Screening oxide for n-well implant

Pad Oxide, 500A Bruce Furnace 04 Recipe 250

Substrate 10 ohm-cm



Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Rochester Institute of Technology

Microelectronic Engineering

MEASURE OXIDE WITH TENCORE SPECROMAP





Record:

Mean Std Deviation Min Max No of Points

© August 17, 2014 Dr. Lynn Fuller

Page 25

Tilted 3

DEPOSIT SILICON NITRIDE

Nitride Target 1500A LPCVD, 810C, Rate~60Å/min Time~23 min Recipe FACTORY NITRIDE 810 Temp = 810°C Pressure = 400 mTorr DCS Flow = 60 sccm Ammonia Flow = 150 sccm

Substrate 10 ohm-cm

Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



P-Type Substrate 10 ohm-cm

Rochester Institute of Technology

Microelectronic Engineering

SSI COAT AND DEVELOP TRACK FOR 6" WAFERS



Use Recipe: Coat.rcp and Develop.rcp

Rochester Institute of Technology

Microelectronic Engineering

LITHOGRAPHY FOR SUB-CMOS 150 PROCESS

| Lvl # | Level Name | Coat Recipe | Spin RPM | Xpr µm | Dose mj/cm ² | Dev Recipe | Dev Time | Hard Bake |
|----------|---------------|----------------|----------|-----------|----------------------------|---------------|-------------|-----------|
| 1 | Nwell | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 2 | Active | coat | 3250 | 1.0 | 250 | devfac | 60s | 140C/1min |
| 3 | Stop | coat | 3250 | 1.0 | 250 | devfac | 50s | 140C/1min |
| 4 | pmosVt | coat | 3250 | 1.0 | 250 | devfac | 60s | 140C/1min |
| 5 | Poly | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 6 | NLDD | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 7 | PLDD | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 8 | N+DS | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 9 | P+DS | coat | 3250 | 1.0 | 250 | develop | 50s | 140C/1min |
| 10 | CC | coat | 3250 | 1.0 | 250 | devCC | 120s | 140C/1min |
| 11 | Metal 1 | coatmtl | 2000 | 1.3 | 250 | devmtl | 68s | 140C/2min |

Kocnester Institute of Technolo

Microelectronic Engineering

ASML 5500/200



NA = 0.48 to 0.60 variable σ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ /NA = ~ 0.35 µm for NA=0.6, σ =0.85 Depth of Focus = k₂ λ /(NA)² = > 1.0 µm for NA = 0.6



i-Line Stepper $\lambda = 365$ nm 22 x 27 mm Field Size

© August 17, 2014 Dr. Lynn Fuller

ADD WAFER IDNUMBER



EXPOSE ID NUMBER ON FRONT OFWAFER





Karl Suss Aligner

After exposure in the ASML, place black plastic light shield with ID number (transparency) on the wafer. Use clear glass plate to hold flat and expose on Karl Suss Tool for 30s. Develop on SSI track.



Rochester Institute of Technology

Microelectronic Engineering

F100912-D1

Wafer, Black Plastic Light Shield and Glass Plate on Karl Suss Chuck

© August 17, 2014 Dr. Lynn Fuller

MASK ID AND STEPPER JOB FOR JOHN GALT PRODUCT

| Level # | Step# | Mask ID | Stepper Job | Level |
|---------|-------|----------|------------------|---------|
| 1 | 4 | JG NWELL | Factory Sub CMOS | Nwell |
| 2 | 17 | JG ACT | Factory Sub CMOS | Active |
| 3 | 20 | JG STOP | Factory Sub CMOS | Stop |
| 4 | 29 | JG VT | Factory Sub CMOS | pmosVt |
| 5 | 39 | JG POLY | Factory Sub CMOS | Poly |
| 6 | 42 | JG NLDD | Factory Sub CMOS | NLDD |
| 7 | 45 | JG PLDD | Factory Sub CMOS | PLDD |
| 8 | 51 | JG N+D/S | Factory Sub CMOS | N+DS |
| 9 | 54 | JG P+D/S | Factory Sub CMOS | P+DS |
| 10 | 60 | JG CC | Factory Sub CMOS | CC |
| 11 | 65 | JG M1 | Factory Sub CMOS | Metal 1 |
| 12 | 70 | JG VIA | Factory Sub CMOS | VIA |
| 13 | 74 | JG M2 | Factory Sub CMOS | Metal 2 |
| | | | | |

© August 17, 2014 Dr. Lynn Fuller



PLASMA ETCH TOOL

Lam 490 Etch Tool Plasma Etch Nitride (~ 1500 Å/min) SF6 flow = 200 sccm Pressure= 260 mTorr Power = 125 watts Time=thickness/rate

Use end point detection capability This system has filters at 520 nm and 470 nm. In any case the color of the plasma goes from pink/blue to white/blue once the nitride is removed.



Rochester Institute of Technology

Microelectronic Engineering



© August 17, 2014 Dr. Lynn Fuller

LAM 490 END POINT

EPD Total Film Etch (1483A Nitride, 460A Pad oxide)






IMPLANT MASKING THICKNESS CALCULATOR

| Rochester Institute of Technology | | | | Lance Barron | | | |
|-----------------------------------|-----------------------|---------------|---------------|-----------------|-------|---------------|------------|
| Microelectronic Engineering | | | | Dr. Lynn Fuller | | | |
| 11/20/2004 | | | | | | | |
| | | | | | | | |
| IMPLANT MASK | (CALCULA | TOR | | Enter 1 - Y | /es O | - No in white | boxes |
| DOPANT SPECI | ES | M | | PE | | ENERGY | |
| B11 | 0 | | Resist | 1 | | 125 | KeV |
| BF2 | 0 | | Poly | 0 | | | |
| P31 | 1 | | Oxide | 0 | | | |
| | | | Nitride | 0 | 1 | | |
| Thickness to Ma | ask >1E15/c | m3 Surface | Concen | tration | | 8279.002 | 2 Angstrom |
| | Rachester Institute (| of Technology | | | | | |
| | Microelectronic Eng | gineering | | | | | |
| | | © August 17 | . 2014 Dr. Lv | nn Fuller | | Page 30 | |

VARIAN 350 D ION IMPLANTER (4" AND 6" WAFERS)



Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



OXIDE THICKNESS CALCULATOR

CALCULATION OF OXIDE THICKNESS

Dr. Lynn Fuller / Jamie Wasiewicz

To use this spreadsheed change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.





At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Wet Oxide Growth, Target 3000 Å

Rochester Institute of Technology

Microelectronic Engineering

MEASURE OXIDE THICKNESS



| Rochester Institute of Technology |
|--|
| Microelectronic Engineering |

| Record: |
|-------------------------|
| Color = |
| Color Chart Thickness = |
| Nanospec Thickness = |



Å Å

© August 17, 2014 Dr. Lynn Fuller



SPC CHARTS



© August 17, 2014 Dr. Lynn Fuller

MEGASONIC RCA CLEAN, SRD & ASHER



© August 17, 2014 Dr. Lynn Fuller

WET ETCH NITRIDE

N-well

Hot Phosphoric Acid Wet Nitride Etch. Etch Rate ~50 Å/min Etch 45 min.

Substrate 10 ohm-cm

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

Page 48

3000 Å

HOT PHOSPHORIC ACID ETCH BENCH

Include all Device Wafers Warm up Hot Phosphoric Acid pot to ~165° C

Etch Oxynitride in BOE if appropriate

10:1 BOE for ~30sec. Rinse in DI, 5 min Rinse, SRD

Use Teflon boat to place wafers in acid bath

"U" shape handle allows cover to close tightly 3500Å +/-500 → 90 minutes 1500Å +/- 500 → 45minutes Etch rate of ~80 Å/min Rinse for 5 minutes in Cascade Rinse Spin/Rins/Dry (SRD) wafers





Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



© August 17, 2014 Dr. Lynn Fuller

IMPLANT MASKING THICKNESS CALCULATOR

| Rochester Institute of Technology | | | La | Lance Barron | |
|-----------------------------------|---|-------------------------|---------------|-----------------|----------|
| Microelectronic Engineering | | | Dr | . Lynn Fuller | |
| 11/20/2004 | | | | | |
| | | | | | |
| IMPLANT MASH | CALCULAT | OR | Enter 1 - Yes | 0 - No in white | boxes |
| DOPANT SPECI | ES | MASK TY | PE | ENERGY | |
| B11 | 1 | Resist | 0 | 35 | KeV |
| BF2 | 0 | Poly | 0 | | - |
| P31 | 0 | Oxide | 1 | | |
| | | Nitride | 0 | | |
| Thickness to Ma | ask >1E15/cm | n3 Surface Concer | ntration | 2530.24 | Angstrom |
| | | | | | |
| | | | | | |
| | | | | | |
| | Rochester Institute of T Microelectronic Engin | Technology seering | | | |
| | 0 | - | | | |
| | | © August 17. 2014 Dr. L | vnn Fuller | | |

B₁₁ **IMPLANT FOR BORON THRESHOLD ADJUSTS, STOP, P-WELL**



ION IMPLANT RANGE CHART





BRUCE FURNACE RECIPE 10 SUB-CMOS WELL DRIVE

Verified:12-8-04



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.



Sub-CMOS Well Drive, No Oxide Growth, Tube 1

Rochester Institute of Technology

Microelectronic Engineering







At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Rochester Institute of Technology

Microelectronic Engineering





RIT 0.5 µm OVERLAY VERNIERS



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

















At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.



Rochester Institute of Technology

Microelectronic Engineering



HOT PHOSPHORIC ACID ETCH BENCH

Include all Device Wafers

Warm up Hot Phosphoric Acid pot to ~165° C

Etch Oxynitride in BOE if appropriate

10:1 BOE for ~1 min. Rinse in DI, 5 min Rinse, SRD

Use Teflon boat to place wafers in acid bath

"U" shape handle allows cover to close tightly 3500Å +/-500 → 90 minutes 1500Å +/- 500 → 45minutes Etch rate of ~80 Å/min Rinse for 5 minutes in Cascade Rinse Spin/Rins/Dry (SRD) wafers





Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller





Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Wet Oxide Growth, Target 1000 Å, Kooi

Rochester Institute of Technology

Microelectronic Engineering
THRESHOLD VOLTAGE ADJUST IMPLANT DOSE

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MOSFETVT.XLS FILE3B 12/28/1995

CALCULATION OF MOSFET THRESHOLD VOLTAGE LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.

| CONSTANT | S | VARIABLES | | CHOICES | 5 | | | | |
|---|----------------|----------------|-------------------|-------------------|------------|-------------|----------------------|--|--|
| | | | | | 1=ye | s, 0=No | | | |
| T= | 300 K. | Na = 1.00E+17 | cm-3 | Aluminum gate | 0 |) | | | |
| KT/q = | 0.026 volts | Nd = 1.00E+17 | cm-3 | n+ Poly gate | 1 | Select or | ne type of gate | | |
| ni = | 1.45E+10 cm-3 | Nss = 3.00E+11 | cm-2 | p+Poly gate | 0 | J | | | |
| Eo = | 8.85E-14 F/cm | Xox = 150 | Ang | N substrate | 1 | ી Select or | ne type of substrate | | |
| Er si = | 11.7 | | | P substrate | 0 | ۲ | | | |
| Er SiO2 = | 3.9 | | | | | | | | |
| E affinity = | 4.15 volts | | | Desired VT | -1 | | | | |
| q = | 1.60E-19 coul | | | or | | | | | |
| Eg = | 1.124 volts | | | Delta VT | 20 | | | | |
| | | | Giv | ven Dose (Boron) | 1.30E+12 | | | | |
| | | | | | | | | | |
| CALCULATIONS: RESULTS | | | | | | | | | |
| METAL WORK FUNCTION = | | | | 4.1229885 volts | | | | | |
| SEMICONDUCTOR POTENTIAL = +/- | | | | 0.4094098 volts | | | | | |
| OXIDE CAPACITANCE / CM2 = | | | 2.301E-07 F/cm2 | Wdmax = | 0.103 | μum | | | |
| METAL SEMI WORK FUNCTION DIF = | | | | -0.1796016 volts | | | | | |
| FLAT BAND VOLTAGE = | | | -0.3882066 volts | | | | | | |
| | THRESHOLD VOI | LTAGE | = | -1.9228681 volts | | | | | |
| 1 | DELTA VT = VTc | desired - VT | = | 0.9228681 volts | | | | | |
| I | MPLANT DOSE | | = | 1.327E+12 ions/cm | n2 x 2 = | 2.6544E+12 | 2 | | |
| where + is Boron, - is Phosphorous | | | | | | | | | |
| IMPLANT DOSE FOR GIVEN Delta VT = | | | 2.876E+13 ions/cm | 12 x 2 = | 5.7525E+13 | | | | |
| Vt WITH GIVEN DOSE = | | | = | -1.4708907 volts | assume 1/2 | dose in Si | | | |
| | | | | | | | | | |
| © August 17, 2014 Dr. Lynn Fuller Page 73 | | | | | | | | | |















At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Dry Oxide Growth, Target 150 Å

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



LOCATION FOR MEASUREMENT OF GATE OXIDE

Measure gate oxide thickness (~150A) in white active area



MEASURE OXIDE QUALITY ON SCA-2500

Login: FACTORY Password: OPER <F1> Operate **<F1> Test** Center the wafer on the stage Select (use arrow keys on the numeric pad (far right on the keyboard) space bar, page up, etc) **PROGRAM = FAC-P or FAC-N** LOT ID = HAWAIIWAFER NO. = C1 TOX = 250 (from nanospec) <F12> start test and wait for measurement <**Print Screen> print results** <F8> exit and log off <ESC> can be used anytime, but wait for current test to be completed



Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

SCA MEASUREMENT OF GATE OXIDE





LOCATION FOR POLY THICKNESS MEASUREMENT

Measure poly thickness within active area using thin film stack #4 (poly on oxide) on nanospec







At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

N+ Poly Doping, Thin Poly, < 1 μ m, No Oxide Growth

Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

MEASURE POLY SHEET RESISTANCE



CDE Resistivity Mapper



Rochester Institute of Technology

Microelectronic Engineering

| 7.652% ~R=22.245% | | | | |
|--|--|---------------------------|----------|-----|
| 18 42.6 89.6 | 1 | • / / / | | |
| x 0.74m VanaMx 14.3m | | | 6 4. |) |
| 3.0 | | | | - |
| | 1 | + | 1 | |
| | | | | 3 |
| pacing = 1/3 Sigma | | | - 7 | |
| | 101,769 | | | - |
| 493 | 98.2367 | | - | 1 5 |
| 961 | 94.7048 | | <u>_</u> | 1 |
| 429 | | | + | / / |
| 897 | | | | |
| 365 | | | 1 | - |
| 833 | | | - | |
| 301 | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| and the second second | Steel | | | |
| | | | | |
| Brann Brann | | a second second second | | |
| | | | | |
| | | | | |
| | | | | |
| and the second second | | 1. 1. 1 | | |
| and the second second | ALL | 1 | 4 | |
| P. Sarah | | | | |
| | | | 1 | |
| Section and the section of the secti | the state of the state | A CONTRACTOR OF THE OWNER | 4.10 | |
| A CONTRACTOR OF THE OWNER OWNE | A STATE | SP | | |
| STORE OF BUILDING | And a start of the | | | |
| | and the second | | and the | |
| | | | A CORD A | |

FileName: C:\4P\CDE Demo.prj\6in49pt.rcp\3220K051.RsM CDE ResMap Demo Recipes

LotID, WaferID RunDate Recip Name Oper | Engr [Equp] :

CDE ResMap

RunTitle

Wafer No. WaferDia EdgeExclusn

DualPrbCnfg 100 Flat 8.0 FollowMajorFlat

F021111D1 MyWafer

CDE | Customer [ResMap]

10:05 02/20/03

CDE_Demo 6in49pt

ProbePoints: 49 #Good: 48

Rs Avg 105.301 Ohms/sq StdDev 10.5959 10.063% 35gma=30.188% Min 90.039 Max 130.19 Range 40.156 (Mx-Mn)/(Mx+Mn) 18.23% (-)/2Av 19.07% Imin:14.49% Imax:23.64% (-)/Av 38.13% Gradients: R/2= Merit: 61.6 2 Rans 10.0K IdvM DataRejectSigma

#data=49 Rs S 126. 122. 119. 115. 112. 108. 105.

© August 17, 2014 Dr. Lynn Fuller





DRYTEK QUAD RIE TOOL



Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL



Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

PLASMA ETCHING IN THE DRYTEK QUAD



ANISOTROPIC POLY GATE ETCH RECIPE

Anisotropic Poly Gate Etch Recipe

SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mTorr, 1900 A/min (Anisotropic), Resist Etch Rate 300 A/min, Oxide Etch Rate 200 A/min

| atts | | | |
|---|--|--|--|
| orr | | | |
| | | | |
| m | | | |
| | | | |
| m Endneint See Video | | | |
| Endpoint See video | | | |
| http://people.rit.edu/lffeee/videos.htm | | | |
| 1150 Å/min | | | |
| 300 Å/min | | | |
| min | | | |
| | | | |

POLY ETCH WITH END POINT

Process: Step 1 – 325mTorr; 0 watts Gap = 1.5 cm 140sccm SF6, 15 sccm O2 Max Time = 2 min. Time Only

Process: Step 2 – 325mTorr; 100 watts, Gap = 1.5 cm 140sccm SF6, 15 sccm O2 Max Time = 1 min. 15 sec Time or Endpoint Endpoint and Time Sampling A (ch12 @ 520nm) Active during step 02 Delay 15sec before normalizing Normalize for 10sec Trigger at 90% Process: Step 3 – 325mTorr; 140W, Gap = 1.5 cm 140sccm SF6, 15 sccm O2 Overetch – 10%



FPOLY6K.RCP

















PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A) Step 1 Setup Time = 15 sec Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 scc Step 2 – Deposition Dep Time = 55 sec (5000 Å) Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 scc Step 3 – Clean Time = 10 secPressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc



© August 17, 2014 Dr. Lynn Fuller



SIDE WALL SPACER ETCH IN DRYTEK QUAD

Drytek Quad Recipe FACSPCR 65 sccm Ar 65 sccm CHF3 5 sccm O2 Power = 200 watts Pressure = 70 mTorr Thermal Oxide Etch Rate = 330 Å/min LTO/TEOS Etch Rate = 1000 Å/min Annealed TEOS Etch Rate 400 Å/min Photoresist Etch Rate = 200 Å/min

Etch 5 min, Measure remaining Oxide Should be less than 1000Å



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller














IMPLANT MASKING THICKNESS CALCULATOR





SPECIAL RCA CLEAN (NO 50:1 HF)





At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

DS Implant Anneal, Oxide Growth

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A) Step 1 Setup Time = 15 sec Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 scc Step 2 – Deposition $\hat{\text{Dep Time}} = 60 \text{ sec } (5000 \text{ Å})$ Pressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 3 – Clean Time = 10 secPressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc



© August 17, 2014 Dr. Lynn Fuller





DRYTEK QUAD ETCH RECIPE FOR CC AND VIA

| Recipe Name: | | FACCU | JT |
|------------------------|------------|----------|-------|
| Chamber | | 3 | |
| Power | | 200W | |
| Pressure | | 100 mT | orr |
| Gas 1 | CHF3 | 50 sccm | 1 |
| Gas 2 | CF4 | 10 sccm | 1 |
| Gas 3 | Ar | 100 scc | m |
| Gas 4 | O2 | 0 sccm | |
| (\cdot) | could be c | hanged t | o N2) |
| | | | |
| TEOS Etch Rate | e | 494 | Å/min |
| Annealed TEOS | | 450 | Å/min |
| Photoresist Etch Rate: | | 117 | Å/min |
| Thermal Oxide | Etch Rate: | 441 | Å/min |

Thermal Oxide Etch Ra Silicon Etch Rate TiSi2 Etch Rate 117 Å/min 441 Å/min 82 Å/min 1 Å/min

Rochester Institute of Technology Microelectronic Engineering US Patent 5935877 - Etch process for forming contacts over titanium silicide



© August 17, 2014 Dr. Lynn Fuller

CONTACT CUT ETCH RECIPE

Theory: The CHF3 and CF4 provide the F radicals that do the etching of the silicon dioxide, SiO2. The high voltage RF power creates a plasma and the gasses in the chamber are broken into radicals and ions. The F radical combines with Si to make SiF4 which is volatile and is removed by pumping. The O2 in the oxide is released and also removed by pumping. The C and H can be removed as CO, CO2, H2 or other volatile combinations. The C and H can also form hydrocarbon polymers that can coat the chamber and wafer surfaces. The Ar can be ionized in the plasma and at low pressures can be accelerated toward the wafer surface without many collisions giving some vertical ion bombardment on the horizontal surfaces. If everything is correct (wafer temperature, pressure, amounts of polymer formed, energy of Ar bombardment, etc.) the SiO2 should be etched, polymer should be formed on the horizontal and vertical surfaces but the Ar bombardment on the horizontal surfaces should remove the polymer there. The O2 (O radicals) released also help remove polymer. Once the SiO2 is etched and the underlying Si is reached there is less O2 around and the removal of polymer on the horizontal surfaces is not adequate thus the removal rate of the Si is reduced. The etch rate of SiO2 should be 4 or 5 times the etch rate of the underlying Si. The chamber should be cleaned in an O2 plasma after each wafer is etched.

Rochester Institute of Technology Microelectronic Engineering US Patent 5935877 - Etch process for forming contacts over Titanium Silicide

© August 17, 2014 Dr. Lynn Fuller







CVC 601 SPUTTER THICKNESS UNIFORMITY



PHOTO 11 METAL



LAM4600 ANISOTROPIC ALUMINUM ETCH

| Step | 1 | 2 | 3 | 4 | 5 |
|------------|-------|------|------|-------|------|
| Pressure | 100 | 100 | 100 | 100 | 0 |
| RF Top (W) | 0 | 0 | 0 | 0 | 0 |
| RF Bottom | 0 | 250 | 125 | 125 | 0 |
| Gap (cm) | 3 | 3 | 3 | 3 | 5.3 |
| O2 111 | 0 | 0 | 0 | 0 | 0 |
| N2 222 | 13 | 13 | 20 | 25 | 25 |
| BCI 333 | 50 | 50 | 25 | 25 | 0 |
| CI2 444 | 10 | 10 | 30 | 23 | 0 |
| Ar 555 | 0 | 0 | 0 | 0 | 0 |
| CFORM666 | 8 | 8 | 8 | 8 | 8 |
| Complete | Stabl | Time | Time | Oetch | Time |
| Time (s) | 15 | 8 | 230 | 10% | 15 |



| C | Channel | В | |
|---|-----------|------|--|
| | Delay | 130 | |
| N | lormalize | 10 s | |
| N | lorm Val | 5670 | |
| Т | rigger | 105% | |
| S | lope | + | |
| | - | | |

Fuller, May 2010

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller





© August 17, 2014 Dr. Lynn Fuller



TAKE SEM PICTURES OF RING OSCILLATOR





SEVERAL MORE STEPS FOR SECOND LAYER METAL

- CV03 TEOS Deposition (5000Å)
- PH03 Via One Photo
- ET26 Plasma Etch of Via
- ET07 Strip Resist
- ME01 Sputter Etch then Sputter Aluminum (7500Å)
- PH03 Metal Two Photo
- ET15 Plasma Etch Metal Two
- ET17 Strip Resist (Solvent plus Plasma)
- Repeat for third layer of metal

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller





© August 17, 2014 Dr. Lynn Fuller

PE4400



© August 17, 2014 Dr. Lynn Fuller

SUMMARY - FOR SPUTTERING IN PE4400

- 1. Smoother films can be deposited at lower powers.
- 2. Thinner films are smoother.
- 3. To quantify the roughness/smoothness the Veeco Wyco Optical Surface Profilometer is useful.
- 4. The deposition rate is lower at lower powers.
- 5. Deposition times become many hours for low power and film thickness approaching 1 micron.
- 6. Moving the wafers closer to the target increases sputter rate and surface roughness. (The height is as close as possible now "C")
- 7. Rough films give problems for lithography and etching.
- 8. Surface roughness needs to be less than 10nm RMS for successful lithography and plasma etching.
- 9. Best conditions observed so far are, 300 watts, 5 mT, 40 sccm, to give a deposition rate of 37Å/min and surface roughness of ~11nm RMS for a film thickness of ~7500 Å. after 180 min sputter time.
 10. Non uniformity is 22%. Wafers are thinner toward the flat.

VEECO WYCO NT1100 OPTICAL PROFILOMETER

Used to measure RMS surface roughness



© August 17, 2014 Dr. Lynn Fuller

ALUMINUM ETCH USING LAM4600



© August 17, 2014 Dr. Lynn Fuller

LAM4600 ANISOTROPIC ALUMINUM ETCH

| Step | 1 | 2 | 3 | 4 | 5 |
|------------|-------|------|------|-------|------|
| Pressure | 100 | 100 | 100 | 100 | 0 |
| RF Top (W) | 0 | 0 | 0 | 0 | 0 |
| RF Bottom | 0 | 250 | 125 | 125 | 0 |
| Gap (cm) | 3 | 3 | 3 | 3 | 5.3 |
| O2 111 | 0 | 0 | 0 | 0 | 0 |
| N2 222 | 13 | 13 | 20 | 25 | 25 |
| BCI 333 | 50 | 50 | 25 | 25 | 0 |
| CI2 444 | 10 | 10 | 30 | 23 | 0 |
| Ar 555 | 0 | 0 | 0 | 0 | 0 |
| CFORM666 | 8 | 8 | 8 | 8 | 8 |
| Complete | Stabl | Time | Time | Oetch | Time |
| Time (s) | 15 | 8 | 230 | 10% | 15 |



| В | |
|------|---------------------------------------|
| 130 | |
| 10 s | |
| 5670 | |
| 105% | |
| + | |
| | B 130 10 s 5670 105% + |

Fuller, May 2010

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



MESA WIPTRACKING SYSTEM

The process is long and complicated and will take many months to complete each lot. A computerized record keeping system is required to provide instructions and collect data. MESA (Manufacturing Execution System Application) from Camstar, Inc. runs on our AS/400 computer.



Rochester Institute of Technology Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller

SUMMARY

The process described can be used down to $\sim 1.0 \ \mu m$ gate length.

A new process for gate lengths down to $0.5 \ \mu m$ is being developed that involves shallow trench isolation, dual doped gates and other process advances.

Several lots have been processed and final process adjustments are being made.



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller



REFERENCES

- 1. Silicon Processing for the VLSI Era, Volume 1 Process Technology, 2nd, S. Wolf and R.N. Tauber, Lattice Press.
- 2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.
- 3. <u>The Invention of LOCOS</u>, Else Kooi, Institute of Electrical and Electronic Engineers, Inc., NY, NY 1991

Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller
HOMEWORK – RIT CMOS2014

- 1. Calculate the junction depth for both wells.
- 2. Estimate the well doping by calculating dose divided by junction depth.
- 3. Using the calculated well doping and a surface state density of 1E11 calculate the threshold voltage for nmos and pmos FETs.
- 4. Calculate the threshold adjust implant dose to give 0.75 and -0.75 volts for Vth.
- 5. Calculate the width of the space charge layer for the drain when it is reverse biased by 3 volts.



Rochester Institute of Technology

Microelectronic Engineering

© August 17, 2014 Dr. Lynn Fuller