ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

CMP and Lithography Considerations for Shallow Trench Isolation (STI)

Dr. Lynn Fuller

Webpage: http://www.rit.edu/~lffeee Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: LFFEEE@rit.edu

Department webpage: <u>http://www.microe.rit.edu</u>

Rochester Institute of Technology

Microelectronic Engineering

9-27-07 STI_CMP.ppt

© September 27, 2007 Lynn Fuller

INTRODUCTION

We have made great progress in doing the CMP for our advanced CMOS process shallow trench isolation (STI). The progress has been made through:

1. Getting the Westech CMP tool working correctly.

2. Getting a slurry especially made for STI that removes oxide and stops on nitride.

3. Adding tiles (dummy features) to the mask area outside of the active regions during computer aided transcription CATS prior to maskmaking.

Rochester Institute of Technology

Microelectronic Engineering

© September 27, 2007 Lynn Fuller

WESTECH CMP TOOL USED AT RIT

СМР





Rochester Institute of Technology Microelectronic Engineering

© September 27, 2007 Lynn Fuller

NEW FACTORY STI RECIPE (FACTSTI)

- § Carrier speed: 30 RPM
- § Platen speed: 100 RPM
- § Without back pressure
- § 8 PSI down force (36 PSI on the gauge)
- **§** Slurry (Celexis CX94S CeO₂, ph=7)
- § Slurry flow rate (60 mL/min)
- § Pad conditioning: before every run
- § Temperature: 80°C
- § Polishing time: 2min 30 sec for 6500A oxide



Rochester Institute of Technology Microelectronic Engineering Peng Xie and Mike Aquilino

© September 27, 2007 Lynn Fuller

COMPARISON BETWEEN OLD CMP SLURRY AND PROCESS AND NEW SLURRY AND PROCESS

Old Process and Slurry

Wafer before CMP





After 5 minutes of Polishing Center not done



f Polishing done After 9.5 minutes of Polishing Center done, Edges Bare New Process and Slurry

After 2.25 minutes of Polishing Clear almost every die Even edge die



© September 27, 2007 Lynn Fuller

CMP SLURRY SUPPLIER

Eminess Technologies, Inc. 1620 West fountainhead Pkwy, Suite 510 Tempe, AZ 85282 Tel (408)505-3409, 888-899-1942, fax (480)951-3842

Darlene Werkmeister Dwerkmeister@eminess.com http://www.EMINESS.com http://www.electronicmaterials.rohmhaas.com

1/05/06 Order:N-2350-P Nalco 2350, 5 gal pail \$166 each, Mfg by Rohm and Haas, Silica, 70-100nm particle size, weight % 28, KOH, pH 11.4-12.4

R-10027556 Klebosol 1501-50 Colloidal Silica 5 gal pail \$255 each, Mfg AZ Electronic Materials, Clariant's Klebosol line of silica slurrys,50nm particles, KOH pH 10.9 50% solids

R-10087555 EXP CELEXIS CX94S Single Component Slurry, 20Liter pail \$235 each, Mfg by Rohm and Haas Ceria 20nm particles, STI, pH ~7



Pad saturated with slurry.

Polishing pressure greatest on small, elevated features (active). Pad may contact larger low areas (large field regions) called dishing.

Rochester Institute of Technology Microelectronic Engineering

© September 27, 2007 Lynn Fuller



TILING FOR STI LAYER MASKMAKING

Synopsys, Inc. CATS Software for transcription of CAD design files into readable e-beam and laser formats.

🔀 Tile			_ 🗆 ×
Only:	YES	Shape:	RECTANGLE
Size:	4,0.8		
Delta:	5,2	Shift:	2.5,0
Clear:	1,4	Datatype:	0
Tone:	POSITIVE	Coverage:	0,0



Tiles are defined by these parameters

Rochester Institute of Technology Microelectronic Engineering



TILING FOR RIT'S ADV-CMOS PROCESS STI LEVEL

Ring oscillator

COMPACT NO TILE ONLY NO TILE SIZE 50,25 TILE DELTA 75,50 TILE CLEAR 50,50



REMOVE TILING NEAR ALIGNMENT MARKS

СМР



CMP RESULTS ON TILED DIE

Comparison of pictures of dies with and without tiles for uniformity of oxide thickness in the trenches (field regions) after CMP.



СМР

VDP Structure before and after CMP at 20x Zoom



Rochester Institute of Technology

Microelectronic Engineering

Siddhartha Singh

© September 27, 2007 Lynn Fuller



CMP

© September 27, 2007 Lynn Fuller

Microelectronic Engineering

PA MARK AND REMOTE TILING

СМР

© September 27, 2007 Lynn Fuller

TILING NEAR RESOLUTION AND OVERLAY

CMP



© September 27, 2007 Lynn Fuller

Rochester Institute of Technology Microelectronic Engineering

TILING NEAR DEVICE ACTIVE AREAS

CMP

© September 27, 2007 Lynn Fuller



Rochester Institute of Technology Microelectronic Engineering

© September 27, 2007 Lynn Fuller

LOCATION OF ALIGNMENT KEYS – UPPER RIGHT

СМР



Rochester Institute of Technology Microelectronic Engineering

© September 27, 2007 Lynn Fuller



ALIGNMENT KEY OFFSETS FOR CANON STEPPER

Lower Left Corner location: (0,0)

Upper Right Corner: (4840,3940)

Center of PA Mark Close Tiles: (4620,3620)

Center of PA Mark Remote Tiles: (2110,2390)

Center of B scope (Y) Fine Alignment Multi-marks: (4805,3840) Center of C scope (X) Fine Alignment Multi-marks: (4230,3905) Center of Die: (2420,1970)

Location of PA Mark Close Tile, relative to Die Center: (2200,1650) Location of PA Mark Remote Tile, relative to Die Center: (-310,420) B scope (Y) Fine Alignment Multi-marks, from die center: (2385,1870) C scope (X) Fine Alignment Multi-marks, from die center: (1810,1935)

Rochester Institute of Technology

Microelectronic Engineering

© September 27, 2007 Lynn Fuller

MORE ON ALIGNMENT KEY OFFSETS

A stray box was found outside the bottom edge of the chip on one layer. This causes some of the y-measurements to be incorrect. We don't know the exact location of the stray box because it was deleted before we measured its location.

We determined the correct offsets empirically: TVPA (-0.310, 0.466) 0.046 larger than theoretical B scope (2.385, 1.916) 0.046 larger than theoretical C scope (1.81, 1.981) 0.046 larger than theoretical So the box lower edge must have been 0.092mm below the bottom of the chip

These numbers are used in the stepper job/process file on page 4 and 13.

Rochester Institute of Technology

Microelectronic Engineering

© September 27, 2007 Lynn Fuller









DEFINITIONS

Island/Window describes the slope of the edge of the multi-marks. If the marks are mesa shaped it is called an island. If the marks are below the surface (as in etched holes) they are windows. Note: marks can change during processing. For example marks made in the active layer might be islands and turn to windows after LOCOS. Marks made in the shallow trench isolation are neither because of the CMP process. Fortunately alignment looks for the edge of the marks and it does not seem to make much difference if marks are called island or window, either work. Mark edges look dark in bright field illumination.

Rochester Institute of Technology

Microelectronic Engineering

© September 27, 2007 Lynn Fuller

TILE EXCLUSION LAYER

Add a new layer to the design which will result in areas with no tiles. Just boxes over resolution and overlay targets, lettering and any other regions where you don't want tiles. Then during mask making combine this layer with the active layer after tiling. The result will be no tiles there. If there are structures in these regions, like letters, resolution and overlay structures, they are inserted by boolean combination after tiling.

- 1. Positive of Active layer is tiled
- 2. Inverse of Exclusion layer is ANDED with tiled layer
- 3. Results of 2 is ORED with Positive of Active (ORED with letters, resolution, alignment, etc.)
- 4. Results of 3 is mirrored, 5X, etc.