ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

More SPICE Examples

Dr. Lynn Fuller

Electrical and Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Dr. Fuller's Webpage: http://people.rit.edu/lffeee

Email: <u>Lynn.Fuller@rit.edu</u> Dept Webpage: <u>http://www.microe.rit.edu</u>



Rochester Institute of Technology

Microelectronic Engineering

1-1-2014 SPICE_More_Examples.ppt

© January 1, 2014 Dr. Lynn Fuller

ADOBE PRESENTER

This PowerPoint module has been published using Adobe Presenter. Please click on the Notes tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the play arrow or pressing the page down key.



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

OUTLINE

Introduction Voltage Controlled Resistor Voltage Variable Capacitor Clocked Data Latch 3.3 to 5.0V Digital Level Shifter Mono-stable Multi-vibrator LC Oscillator **RC** Oscillator Voltage Controlled Oscillator Two Phase Non Overlapping Clocks Analog Switches Level Shifter 3.3V to 5.0V **DRAM** Sense Amplifier **OTA** - Filters Vibration Energy Harvesting Solar Cell Energy Harvesting References Homework



Rochester Microelec

© January 1, 2014 Dr. Lynn Fuller

INTRODUCTION

PSpice Lite 9.2 is one of the OrCAD family of products, from Cadence Design Systems, Inc., offering a complete suite of electronic design tools. It is free and includes limited versions of OrCAD Capture, for schematic capture, PSpice for analog circuit simulation and Pspice A/D for mixed analog and digital circuit simulation. PSpice Lite 9.2 is limited to 64 nodes, 10 transistors, two operational amplifiers and 65 primitive digital devices. See page 35 (xxxv) of the PSpice Users Guide.

LT SPICE – is a free SPICE simulator with schematic capture from Linear Technology. It is quite similar to PSpice Lite but is not limited in the number of devices or nodes. Linear Technology (LT) is one of the industry leaders in analog and digital integrated circuits. Linear Technology provides a complete set of SPICE models for LT components.

VOLTAGE CONTROLLED RESISTOR

Voltage Controlled Resistor inside dashed box



VOLTAGE CONTROLLED RESISTOR

The green line is for control voltage=1.0 giving R=2Kohms, the blue is for control voltage=1.5 giving R=3Kohms.

Imax=2Volts/2Kohms=1.0mAOr Imax=2Volts/3Kohms=0.66mA

Microelectronic Engineering



VOLTAGE VARIABLE CAPACITOR

A model embedded in a test circuit is shown in Figure 1 following:



CLOCKED DATA LATCH WITH AND-OR-INVERT GATE



CLOCKED DATA LATCH WITH AND-OR-INVERT GATE



3.3V to 5.0 V DIGITAL LEVEL SHIFTER



Converts 0-3.3 V digital signals to 0-5.0 volt signals (An inverter following the output may be used)

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

MONOSTABLE MULTIVIBRATOR



LC OSCILLATOR





© January 1, 2014 Dr. Lynn Fuller

NMOS INVERTER WITH HYSTERESIS





Transition voltage depends on direction of sweep.

© January 1, 2014 Dr. Lynn Fuller

CMOS INVERTER WITH HYSTERESIS



DIMENSIONS OF THE TRANSISTORS

Dimensions of transistors in Gate Array			
	NMOS	PMOS	
L	2u	2u	
W	40u	40u	
AD	17ux40u=680p	17ux40u=680p	
AS	17ux40u=680p	17ux40u=680p	
PD	2x(17u+40u)=114u	2x(17u+40u)=114u	
PS	2x(17u+40u)=114u	2x(17u+40u)=114u	





Right mouse click on each transistor and add these values to the properties/attributes.

© January 1, 2014 Dr. Lynn Fuller

Ad=114u



© January 1, 2014 Dr. Lynn Fuller

CMOS OSCILLATOR REPLACE R WITH MOSFETS



VOLTAGE CONTROLLED OSCILLATOR





Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

ANALOG SWITCHES



For current flowing to the right (ie V1>V2) the PMOS transistor will be on if V1 is greater than the threshold voltage, the NMOS transistor will be on if V2 is <4 volts. If we are charging up a capacitor load at node 2 to 5 volts, initially current will flow through NMOS and PMOS but once V2 gets above 4 volts the NMOS will be off. If we are trying to charge up V2 to V1 = +1 volt the PMOS will never be on. A complementary situation occurs for current flow to the left. Single transistor switches can be used if we are sure the Vgs will be more than the threshold voltage for the specific circuit application. (or use larger voltages on the gates)

Rochester Institute of Technology Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

ANALOG SWITCH



ANALOG SWITCH FOR DUAL SUPPLY

This example is for a mixed digital and analog circuit. For example a 3.3 volt digital logic and +/-5 volt analog op amp. The signal going thru the switch is +/-5 volts.



ANALOG SWITCH FOR DUAL SUPPLY

This example is for a mixed digital and analog circuit. For example a 3.3 volt digital logic and +/- 12 volt analog op amp.



NON OVERLAPPING CLOCK PLUS BUFFERS





Institute of Technology ronic Engineering

© January 1, 2014 Dr. Lynn Fuller

CMOS TWO PHASE NON-OVERLAPPING CLOCK



CMOS TWO PHASE NON-OVERLAPPING CLOCK





SENSE AMPLIFIER DETAILS

 Φ s goes high and the data in the selected memory cell is sensed. The word line WL0 goes high and the charge on selected capacitor C0 is shared with the capacitance of the digit line D0. If a "1" was stored in C0 the voltage on D0 will initially be a little higher than Vdd/2. The voltage on the reference digit line will initially be Vdd/2. The crosscoupled inverters amplify these starting voltage and bring the digit line D0 to Vdd and D0* to zero volts. The capacitor C0 is recharged (refreshed) at the same time it is read.

If a "0" was stored in C0 the voltage on D0 will initially be a little lower than Vdd/2. The crosscoupled inverters bring D0 to zero volts, refreshing C0 and providing a one for an output on D0*.



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

SENSE AMPLIFER WAVEFORMS



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

OPERATIONAL TRANSCONDUCTANCE AMPLIFIER



SPICE OF OPERATIONAL TRANSCONDUCTANCE AMP

Operational Transconductance Amplifier



TRANSCONDUCTANCE FOR Vref=2,3,4 volts





BIQUAD FILTER

$$V_{out} = (s^2 C_1 C_2 V_c + s C_1 g_{m4} V_b + g_{m2} g_{m5} V_a) / (s^2 C_1 C_2 + s C_1 g_{m3} + g_{m2} g_{m1})$$

This filter can be used as a low-pass, high-pass, bandpass, bandrejection and all pass filter. Depending on the C and gm values a Butterworth, Chebyshev, Elliptic or any other configuration can be achieved

For example: let Vc=Vb=0 and Va=Vin, also let all g_m be equal, then

Vout = Vin /
$$(s^2C_1C_2/g_mg_m + sC_1/g_m + 1)$$

which is a second order low pass filter with corner frequency at

$$\omega_{\rm c} = g_{\rm m} / \sqrt{C_1 C_2}$$
 and $Q = \sqrt{C_2 / C_1}$

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

COMPARISON OF DIFFERENT FILTER DESIGNS



Butterworth is flat in the band pass region, has the least steep transition to band stop region

Chebychev is not flat in the band pass region, has a steeper transition to band stop region than Butterworth

Elliptic is flat in the band pass region, has the steepest transition to band stop region but has some gain in the band stop region

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller



VIBRATION ENERGY HARVESTER





© January 1, 2014 Dr. Lynn Fuller



IXOLAR SOLAR CELL – MEASURED CHARACTERISTICS

MEASURED I _{SC} Room Light at Desk Top Close to Light Fixture Highest Microscope Illuminator Setting Overhead Projector Direct Sunlight Through Window Dark Current Series Resistance Parallel Resistance	Cell 1Cell20.0705mA0.0509mA1.574mA1.560mA51.2mA48.6mA13.6mA15mA16.0mA16.0mA58.1nA17.8nA1.6966Ω1.5363Ω>1MEG>1MEG	Measured Light Intensity 300 Lux XXX Lux XXX Lux XXX Lux XX Lux (~2.5mW/cm ²) 65,000 Lux zero
$(\sim 25 \text{w/m}^2 = \sim 2.5 \text{mW/cm}^2)$	Package front-side and back-side view.	IXOLAR – KXOB22-12X
		IXYS KXOB 22-12X1
	SolarBIT Pad Design. (Dimensions in millimeters)	
Rochester Institute of Technology Microelectronic Engineering	22	+ IXYS + XOB 22-12X1
Microelectronic Engineering	Front-side View details	Back-side View details

© January 1, 2014 Dr. Lynn Fuller

EXTRACT SPICE MODEL FROM I-V CHARACTERISTICS



LTSPICE SIMULATION OF 7MMX22MM SOLAR CELL



BLOCK DIAGRAM FOR LTC3105

LTC3105

BLOCK DIAGRAM (Pin Numbers for DFN Package Only)



LTC3105 OUTPUT VOLTAGE AND INDUCTOR CURRENT



SIMULATION TO OPTIMIZE TO LOW LIGHT LEVELS



SIMULATION TO OPTIMIZE TO LOW LIGHT LEVELS



REFERENCES

- 1. <u>MOSFET Modeling with SPICE</u>, Daniel Foty, 1997, Prentice Hall, ISBN-0-13-227935-5
- 2. <u>Operation and Modeling of the MOS Transistor</u>, 2nd Edition, Yannis Tsividis, 1999, McGraw-Hill, ISBN-0-07-065523-5
- 3. <u>UTMOST III Modeling Manual-Vol.1</u>. Ch. 5. From Silvaco International.
- 4. <u>ATHENA USERS Manual</u>, From Silvaco International.
- 5. <u>ATLAS USERS Manual</u>, From Silvaco International.
- 6. Device Electronics for Integrated Circuits, Richard Muller and Theodore Kamins, with Mansun Chan, 3rd Edition, John Wiley, 2003, ISBN 0-471-59398-2
- 7. ICCAP Manual, Hewlet Packard
- 8. PSpice Users Guide.

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller



- 2. Do a SPICE simulation for an Analog Switch that can pass positive and negative voltages. (+/-12 volts using 0- 5 volt logic)
- 3. Do a SPICE simulation for the two phase non-overlapping clock circuit.

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller