ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Introduction to Modeling MOSFETS in SPICE

Dr. Lynn Fuller

Electrical and Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Dr. Fuller's Webpage: <u>http://people.rit.edu/lffeee</u> Email: Lynn.Fuller@rit.edu

Dept Webpage: <u>http://www.microe.rit.edu</u>



Rochester Institute of Technology

1-1-2014 SPICE_MOSFET_Model_Intro.ppt

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

ADOBE PRESENTER

This PowerPoint module has been published using Adobe Presenter. Please click on the Notes tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the play arrow or pressing the page down key.



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

OUTLINE

Introduction MOSFET SPICE Shichman and Hodges Model MOSFET Attributes Changing MOSFET SPICE Model Ids-Vds Family of Curves Ids-Vgs Measured MOSFET Characteristics AC Attributes Ring Oscillator Summary References Homework



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

INTRODUCTION

PSpice Lite 9.2 is one of the OrCAD family of products, from Cadence Design Systems, Inc., offering a complete suite of electronic design tools. It is free and includes limited versions of OrCAD Capture, for schematic capture, PSpice for analog circuit simulation and Pspice A/D for mixed analog and digital circuit simulation. PSpice Lite 9.2 is limited to 64 nodes, 10 transistors, two operational amplifiers and 65 primitive digital devices. See page 35 (xxxv) of the PSpice Users Guide.

LT SPICE – is a free SPICE simulator with schematic capture from Linear Technology. It is quite similar to PSpice Lite but is not limited in the number of devices or nodes. Linear Technology (LT) is one of the industry leaders in analog and digital integrated circuits. Linear Technology provides a complete set of SPICE models for LT components.

MOSFET DEVICE MODELS

MOSFET Device models used by SPICE (Simulation Program for Integrated Circuit Engineering) simulators can be divided into three classes: First Generation Models (Level 1, Level 2, Level 3 Models), Second Generation Models (BISM, HSPICE Level 28, BSIM2) and Third Generation Models (BSIM3, Level 7, Level 8, Level 49, etc.) The newer generations can do a better job with short channel effects, local stress, transistors operating in the sub-threshold region, gate leakage (tunneling), noise calculations, temperature variations and the equations used are better with respect to convergence during circuit simulation.

In general first generation models are recommended for MOSFETs with gate lengths of 10um or more. If not specified most SPICE MOSFET Models default to level=1 (Shichman and Hodges)

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller







MOBILITY MODEL



© January 1, 2014 Dr. Lynn Fuller

Page 9

44.9

470.5

0.719

2.23X10^17

Introduction to Modeling MOSFETS in SPICE

LONG CHANNEL THRESHOLD VOLTAGE, VT

Flat-band Voltage
$$V_{FB} = \phi_{ms} - Q_{ss} - \frac{1}{C'_{ox}} \int_{0}^{Xox} \frac{X \rho(x) dx}{X_{ox}}$$

p-type substrate (p-channel) $Q_{ss} = q N_{ss}$
Bulk Potential : $\phi_p = -KT/q \ln (N_A/n_i)$
Work Function: $\phi_{M,S} = \phi_M - (X + Eg/2q + [\phi_p])$
Difference
Maximum Depletion Width: $\sqrt{4 Es[\phi_p]}$
(W_{dmax}) $\sqrt{4 Es[\phi_p]}$
Threshold Voltage: $VT = V_{FB} + 2 [\phi_p] + \frac{1}{C'_{ox}} \sqrt{2 Es q Na (2[\phi_p] + Vsb)}$
p-type substrate
Threshold Voltage: $VT = V_{FB} - 2 [\phi_n] - \frac{1}{C'_{ox}} \sqrt{2 Es q Nd (2[\phi_n] + Vbs)}$
n-type substrate
 $Maximum Depletion Width = \frac{1}{C'_{ox}} \sqrt{2 Es q Nd (2[\phi_n] + Vbs)}$
 $\frac{1}{C'_{ox}} \sqrt{2 Es q Nd (2[\phi_n] + Vbs)}$



© January 1, 2014 Dr. Lynn Fuller

VT ADJUST IMPLANT

The threshold voltage can be adjusted with an ion implant. If total implant dose is shallow (within W_{dmax}) then the change in Vt is:

$$+/-\Delta Vt = q Dose*/Cox'$$

where Dose* is the dose that is added to the Si Boron gives + shift Cox' is gate oxide capacitance/cm² Phosphorous gives - shift Cox' = $\varepsilon \varepsilon \varepsilon r / X \delta x$



Introduction to Modeling MOSFETS in SPICE

CHANNEL LENGTH MODULATION - LAMBDA



TRANSISTOR PROPERTIES OR ATTRIBUTES



$$L=2u W = 8u Ad = 8u x10u = 80p As = Ad = 80p Pd = 8u+10u+8u+10u = 36u Ps = Pd = 36u Nrs = 1 Nrd = 1$$

© January 1, 2014 Dr. Lynn Fuller

LTSPICE MOSFET ATTRIBUTES

MOSFETS are four terminal devices (Drain, Gate, Source and Substrate). L and W are channel length and width in meters, Ad and As are area of drain and source in square meters. If not specified default values are used. (see next page) Perimeter of Drain and source (PD and PS) in meters is used to calculate drain and source side wall capacitance. If PD and PS are not given the default is zero. NRD and NRS are multiplied by the drain and source sheet resistance to give series resistance RD and RS. The default value for NRD and NRS is one.



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

LTSPICE MOSFET ATTRIBUTE DEFAULT VALUES

	Name	Description	Unit	Default	Example
	L	Default Length	m	defl	100u
	W	Default Width	m	defw	100u
	Ad	Default drain area	m2	defad	1000p
	As	Default source area	m2	defas	1000p
	Pd	Default drain perimeter	m	0	200u
	Ps	Default source perimeter	m	0	200u
	Nrd	Default drain squares	-	1	1
	Nrs	Default source squares	-	1	1
	Nrg	Default gate squares	-	0	1
	Nrb	Default bulk squares	-	0	1
	Lmin	Bin length lower limit	m	0	10u
	Lmax	Bin length upper limit	m	0	20u
ļ	Wmin	Bin width lower limit	m	0	10u
/	Wmax	Bin width upper limit	m	0	20u
		© January 1. 2014 Dr. Lynn Fu	Iller	Pa	no 16

MOSFET DEFINITION - LTSPICE

For example:

* SPICE Input File

* MOSFET names start with M.... M2 is the name for the MOSFET below and its drain, gate, source

* and substrate is connected to nodes 3,2,0,0 respectively. The model name is **RITSUBN7**.

* The parameters/attributes is everything after that.

M2 3 2 0 0 RITSUBN7 L=2U W=16U ad=96e-12 as=96e-12 pd=44e-6 ps=44e-6 nrd=1.0 nrs=1.0

~						
		💭 Monolithic MOSFET - M1	×	💋 Component i	Attribute Editor	×
*		Model Name: RITsubn7	OK	Open Symbo	ol: C:\Program Files\LTC\LTspicelV\lib\sy	rm\nmos4.asy
	Overleeven the set of	Length(L): 1.8u	Cancel			
	C:\SFICE\RIT_ModelS_FOI_LISFICE.txt	Width(W): 16u				
	V2	Drain Area(AD):				
		Source Area(AS):		Attribute	Value	Vis.
		Drain Parimeter(PD):		InstName	MN M1	×
				SpiceModel		
	M1	Source Perimeter(PS):		Value Value2	RITSUBN7	X
.dc \	/2 0 10 .01 V1 0 10 1	No. Parallel Devices(M):		SpiceLine	L=20 W=160 Hid=:03 His=:03	
				SpiceLine2		
	V1 L=2u W=16u nrd=.03 nrs=.03	RITsubn7 I=1.8u w=16u nrd=0.03 nrs=0.03				
					Cancel	ок

LTSPICE schematic showing **.Include** and **.dc** sweep commands. Properties dialog box to define L and W values. Note: attributes with no entry field **nrs** and **nrd** are typed in bottom box. Attribute Editor (CTRL R-click on the transistor) allows attributes with Vis.=X to be displayed on the schematic.

© January 1, 2014 Dr. Lynn Fuller



MOSFET DEFINITION - PSPICE

For example:

* SPICE Input File

- * MOSFET names start with M.... M2 is the name for the MOSFET below and its drain, gate, source
- * and substrate is connected to nodes 3,2,0,0 respectively. The model name is **RITSUBN7**.

* The parameters/attributes is everything after that.

M2 3 2 0 0 RITSUBN7 L=2U W=16U ad=96e-12 as=96e-12 pd=44	4e-6 ps=44e-6 nrd=1.0 nrs=1.0
--	-------------------------------

•	٠	5		
-	÷	c		
•	٠	2	•	
	-			

	,	
÷	ï	5

	Allegro Design Entry CIS - [Property Editor]		
	File Edit View Tools Options Window Help		
C			
Γ			
	Start Page Fuller.opj PAGE1* SCHEMATI*	6	1
	New Column Apply Display Delete Property Filter by: < Current properties > Help	1	
		* #	1
	Color Designator Graphic ID Implementation Path Implementation Type Location X-	<u> 1</u>	4
1	SCHEMATIC1 : PAGE1 Default Default PARAM.Normal	abc الر	
			1



In PSPICE the Attribute Editor (CTRL R-click on the transistor) allows attributes values to be set, new attribute columns to be created, and attributes can be selected to be displayed on the schematic..

© January 1, 2014 Dr. Lynn Fuller

MOSFET DEFINITION - PSPICE

In SPICE a transistor is defined by its **name** and associated **properties or attributes** and its **model**. MOSFET names start with M, attributes (L, W, Ad, As, etc.) are specified by the user and shown in the input file net list. Some attributes can be displayed on the schematic. The model is specified in a file in a given location or is defined in a library.



CHANGING THE MOSFET SPICE MODEL IN LTSPICE

There a several ways to change the MOSFET SPICE model. A good way to do it is create a text file on your computer and put your models in that text file and save it in some folder. You can copy models from Dr. Fuller's webpage to start your collection of models.

See: <u>http://people.rit.edu/lffeee/CMOS.htm</u>

Example contents of that file is shown on the page below.

Next you change the model name for your transistor by right click on the model name shown in your schematic and typing the model name used in the model file. (for example: RITSUBN7)

Finally you place a SPICE directive on your schematic by clicking on the .op icon on the top banner and type the following command:

.include Drive:\path\folder\filename

For example .include C:\SPICE\RIT_Models_For_LTSPICE.txt

SIMPLE AND ADVANCED SPICE MODELS

```
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSN NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSP PMOS (LEVEL=8
+TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=-0.4 U0= 100 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
*
* From Electronics II EEEE482 SIMPLE MODEL
.model EENMOS
                 NMOS (VTO=0.4 KP=432E-6 GAMMA=0.2 PHI=.88)
* From Electronics II EEEE482 SIMPLE MODEL
                 PMOS (VTO=-0.4 KP=122E-6 GAMMA=0.2 PHI=.88)
.model EEPMOS
                     © January 1, 2014 Dr. Lynn Fuller
```

CHANGING THE MOSFET SPICE MODEL IN PSPICE



CHANGING THE MOSFET SPICE MODEL IN PSPICE

Simulation Settings - ID-VGS-SWEEP

Details

Filename

name to the model name in the text file.

Configured Files

General Analysis

Category:

Stimulus

Include files are

loaded before the

circuit. They can

include most valid

commands, such

as .PARAM and

PSpice

Library

RIT_Models_For_LTSPICE.txt - Notepad

File Edit Format View Help *SPICE MODELS FOR RIT DEVICES - DR. LYNN FULLER 12-9-2013 *LOCATION DR.FULLER'S COMPUTER DESKTOP/SPICE/MODELS/ *and also at: http://people.rit.edu/lffeee/CMO5.htm model RITMEMDIODE D IS=3.02E-9 N=1 RS=207 +VJ=0.6 CJO=200e-12 M=0.5 BV=400 model solarcell D IS=235e-9 N=1 Rs=6.85 CJO=200e-12 M=0.5 BV=400 *4-4-2013 MODEL RITSUBN7 NMOS (LEVEL=7 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8 +VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7 +NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95 +CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5 +CG50=3.4E-10 CGD0=3.4E-10 CGB0=5.75E-10) *4-4-2013 .MODEL RITSUBP7 PMOS (LEVEL=7 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8 +VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7 +NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94 +CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 +CG50=4.5E-10 CGD0=4.5E-10 CGB0=5.75E-10) From Electronics I EEEE481 model EENMOS2 NMOS LEVEL=2 VTO=0.7 KP=25E-6 LAMBDA=0.02 GAMMA=0.9 TOX=90E-9 NSUB=3.7E15 From Electronics II EEEE482 MODEL QRITNPN NPN (BF=416 IKF=.06678 ISE=6.734E-15 IS=6.734E-15 NE=1.259 RC=1 RB=10 VA=109) From Electronics II EEEE482 FOR ~100nm Technolog model EECMOSN NMOS (LEVEL=8 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8 +VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8 +NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95 +CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5 +CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10) From Electronics II EEEE482 FOR ~100nm Technology model EECMOSP PMOS (LEVEL=8 TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8 +VTH0=-0.4 UO= 100 WINT=1E-8 LINT=1E-8 +NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94 +CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5 +CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)

* From Electronics II EEEE482 SIMPLE MODEL .model EENMOS NMOS (VTO=0.4 KP=432E-6 GAMMA=0.2 PHI=.88)

* From Electronics II EEEE482 SIMPLE MODEL .model EEPMOS PMOS (VTO=-0.4 KP=122E-6 GAMMA=0.2 PHI=.88) VA=109) In PSPICE models saved in a text file can be included as a configuration file in the Simulation Settings dialog box as shown above. Change the component model

Configuration Files Options Data Collection

D:\SPICE-EXAMPLES\RIT_Models_For_LTSPICE.txt

X

Probe Window

Browse.

Add as Global

Add to Design

Add to Profile

Edit

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

Introduction to Modeling MOSFETS in SPICE

COMPARISON OF MOSFET CHARACTERISTICS

The circuit shown can be used to see the transistor family of Ids-Vds curves, Ids-Vgs plot and Ids-Vgs (Ids on log scale) Subthreshold plot. We can investigate the effect of changing attributes, SPICE model and model parameters.



PSPICE MOSFET MODEL PARAMETERS

31 mosfet model parameters

used by cadence PSPICE for

95 mosfet model parameters used by cadence PSPICE for Level 8 BSIM

Start Page	E FullerM	IOS* 🛐 PAGE1*	326:	XT	50.00000E-09		Level 1	Shichma	n and Hodges
200.		FECHOSI	327		27 3961308-09			Jintennu	ii and modes
200:		ELCHOSP	329.	1121	1 000000F-09				
281:		PMOS	330:	UB1	-1.000000E-18			TD VCS-SW SCH	EMATE * ID-VCS-S
282:	LEVEL	8	331:	UC1	.025		TAGE I	1D-VG5-5W SCH	EMATI 10-V03-5
283:	L	100.000000E-06	332:	DSUB	.56			EENMOS	EEPMOS
284:	W	100.000000E-06	333:	NGATE	500.000000E+18			NMOS	PMOS
285:	VTO	4	334:	MOBMOD	0		LEVEL	1	1
286:	KP	414.377300E-06	335:	PRWG	1		L	100.00000E-06	100.00000E-06
287:	GAMMA	0	336:	LINT	10.00000E-09			100.000000000000	100.0000005-06
288:	PHI		337:	WINT	10.000000E-09		VTO	4	- 4
289:	LAMBDA	0	338:	DLC	10.00000E-09		ND	432 00000000-06	122 000000 -06
290:	RSH	1.000000E+03	339:	DWC	10.00000E-09		CANDIA	432.0000002-00	122.000000E-06
291:	IS	1.000000E-15	340:	CF	107.725800E-12		GAMMA	• 2	.2
292:	JS	35.100000E-09	341:	NOIA	9.900001E+18		PHI	.88	.88
293.	ULSEN	35.100000E-09	342:	NOIB	2.400000E+03		LAMBDA	0	0
204 .	DB	94	343:	NOIC	1.400000E-12		RSH		
205.	DDCM	.51	344:	VERSION	4.1		IS	10.00000E-15	10.00000E-15
295:	PDSW		345:	PBSWG	.94		JS	0	0
296:		528.00000E-06	346:	MJSWG	.5		JSSW		
297:	CJSW	119.000000E-12	347:	CUSWG	119.00000E-12		PB	.8	.8
298:	MJSW	.5	240.	TETECD	35.100000E-09		PBSW	.8	.8
299:	CGSO	450.000000E-12	350.	TOXM	3 000000E-09		CJ	0	0
300:	CGDO	450.000000E-12	351 .	LLC	0		CJSW	0	0
301:	CGBO	575.000000E-12	352.	LWC	0		MJSW		
302:	NSUB	50.00000E+15	353:	LWLC	0	View () intrint Hile	CGSO	0	0
303:	TOX	5.000000E-09	354:	WLC	0	View Output I ne	CGDO	0	0
304:	XJ	50.00000E-09	355:	WWC	0	_	CGBO	ő	0
305:	UCRIT	10.00000E+03	356:	WWLC	0		NSUP	0	0
306:	DIOMOD	1	357: BS	SIM4oxideTra	pDensityC 8.75	0000E+09	NSUB		
307:	VFB	-1	358:	toxp	3.000000E-09		10X	0	0
308:	LETA	0	359:	eu	1		XJ	0	0
309.	WETA	0	360:	aigc	.31		UCRIT	10.000000E+03	10.00000E+03
210.	110	100	361:	bigc	.024		DIOMOD	1	1
311.	TEMD	100	362:	cigc	.03		VFB	0	0
511:	1 EMP		363:	aigsd	.31		LETA	0	0
312:	VDD		364:	bigsd	.024		WETA	0	0
313:	XPART	0	365:	cigsd	.03		UO	0	0
314:	VTHO	4	366:	dlcig	10.000000E-09		TEMP	0	0
315:	UA	1.000000E-09	367:	awj	10.000000E-09		VDD	5	5
316:	UB	100.000000E-21	368:	CJSWGD	500.00000E-12		XPART	0	0
317:	UC	-46.500000E-12	270	CIEWCE	E00 000000E-12				
318:	VSAT	80.00000E+03	368.	CJSWGD	500.000000E-12				
319:	RDSW	200	369.	PRSWGD	1				
320:	VOFF	08	370	CITSWOR	- 500 00000F-12				
321:	PCLM	5	371.	PRSWGS	1				
322:	AO	1	372.	203403	01151				
323:	A1	0	373.	CONE	.01151				
324:	A2	1	374: 85	TM4factor1	94.868330F-06				
325:	NDEAK	- 100.00000E+15	0,11, 00		51.0000001-00				コ
0101	IN LIFE	100.0000001110		=	© Janı	ary 1 2014 Dr. I ynn Fuller	H	Dago 25	
				L	o vant			1 age 25	

LTSPICE CIRCUIT SCHEMATIC



THREE DIFFERENT NMOS SPICE MODELS

```
* From Sub-Micron CMOS Manufacturing Classes in MicroE
.MODEL RITSUBN7 NMOS (LEVEL=7
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8
+VTH0=1.0 U0=600 WINT=2.0E-7 LINT=1E-7
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
* From Electronics II EEEE482 FOR ~100nm Technology Deep Sub-Micron
.model EECMOSN
                    NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
* From Electronics II EEEE482 SIMPLE MODEL
.model EENMOS NMOS (VTO=0.4 KP=432E-6 GAMMA=0.2 PHI=.88)
```

© January 1, 2014 Dr. Lynn Fuller

LTSPICE OUTPUT FOR ID-VDS AND ID-VG



Model is EECMOSN L=2u W=16u

Model not good. Current low and only good out to 3 volts.

Model is RITSUBN7 L=2u W=16u

Model good for RIT Sub-Micron MOSFETs

Model is EENMOS L=2u W=16u

Model not good current too large

Introduction to Modeling MOSFETS in SPICE

MEASURED MOSFET ID-VDS AND ID-VGS



Imax = 9.5mA

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

Introduction to Modeling MOSFETS in SPICE

LTSPICE OUTPUT FOR SUBTHRESHOLD ID-VGS



Model is EECMOSN L=2u W=16u

Model not good MOSFET does not turn off, Vt too low

Model is RITSUBN7 L=2u W=16u

Model good

Model is EENMOS L=2u W=16u

Model incorrect in subthreshold region. Subthreshold slope not possible.

© January 1, 2014 Dr. Lynn Fuller

DEEP SUB-MICRON TRANSISTOR MODELS



Introduction to Modeling MOSFETS in SPICE

DEEP SUB-MICRON TRANSISTOR MODELS



Model is EECMOSN L=0.25u W=1.6u

Model good for Deep Sub-Micron MOSFETs

Model is RITSUBN7 L=0.25u W=1.6u

Model not good too much DIBL

Model is EENMOS L=0.25u W=1.6u

Model incorrect in subthreshold region

© January 1, 2014 Dr. Lynn Fuller

DEEP SUB-MICRON TRANSISTOR MODELS



Deep sub-micron transistors show punch through at drain voltages over 3.3 volts. Which is correct.

Problem is worse in the sub-micron transistor because the channel is lighter doped.

Simple model is incorrect.

© January 1, 2014 Dr. Lynn Fuller

MOSFET MODELS USED BY LTSPICE

LTSPICE uses several different types of MOSFET models including simple, deep submicrometer, Silicon On Insulator (SOI), Vertical double diffused Power MOSFET. Level = 1 is the default if a model level is not specified.



SIMPLE AND ADVANCED SPICE MODEL

```
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSN NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSP PMOS (LEVEL=8
+TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=-0.4 U0= 100 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
*
* From Electronics II EEEE482 SIMPLE MODEL
.model EENMOS
                 NMOS (VTO=0.4 KP=432E-6 GAMMA=0.2 PHI=.88)
* From Electronics II EEEE482 SIMPLE MODEL
.model EEPMOS
                 PMOS (VTO=-0.4 KP=122E-6 GAMMA=0.2 PHI=.88)
                     © January 1, 2014 Dr. Lynn Fuller
```

CMOS INVERTER WITH LEVEL 1 SPICE MODEL

VTC VTC .dc v2 0 1.5 .001 .op .include c:\SPICE\RIT_Models_For_LTSPICE.t: L=0.1u W=.7u M2
49μA 42μA 35μA 228μA 21μA 14μA 7μA 0μA 77μA



CMOS INVERTER WITH LEVEL 8 SPICE MODEL

_ 8 ×



MEASURED VTC L=2um W=40um CMOS INVERTER





© January 1, 2014 Dr. Lynn Fuller

Introduction to Modeling MOSFETS in SPICE

ADVANCED LINEAR DEVICES ALD 1103



The Advanced Linear Devices ALD1103 is a dual NMOS and PMOS matched pair in a 14 pin package. The ALD 1101 is a dual NMOS matched pair and the ALD 1102 is a dual PMOS matched pair. The 1101/1102 are in an 8 pin package. One chip design for all three products.



L=10um W diameter = 35umW each = Pi D = 110um W total = $8 \times 110 = 880um$

8 of the donut shaped MOSFETs in parallel form one transistor.

© January 1, 2014 Dr. Lynn Fuller

ALD1103 LAYOUT



Introduction to Modeling MOSFETS in SPICE

ELECTROSTATIC DISCHARGE - INPUT PAD

Vpad



Simulation for Vpad sweep from -100 to +100 volts Vin is between -1 and +6 Volts and I is through M1 and M2 if Vpad exceeds supply voltages



© January 1, 2014 Dr. Lynn Fuller

ALD1103 MATCHED NMOS AND PMOS MOSFETS



.MODEL RITALDN3 NMOS (LEVEL=3 +TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7 +U0= 1215 VTO=0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5 +NSUB=1.57E16 +XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11 +CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)

Using a LEVEL=3 model should give good results since L is long, LEVEL 1 OR 2 will not work

Rochester Institute of Technology Microelectronic Engineering From Dr. Fullers SPICE MOSFET Model Parameter Calculator. xls.

© January 1, 2014 Dr. Lynn Fuller



CD4007 DUAL COMPLEMENTARY PAIR + INVERTER





© January 1, 2014 Dr. Lynn Fuller

CD4007 DUAL COMPLEMENTARY PAIR + INVERTER



© January 1, 2014 Dr. Lynn Fuller

CD4007 DUAL COMPLEMENTARY PAIR + INVERTER



.MODEL RIT4007N8 NMOS (LEVEL=8 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8 +VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7 +NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95 +CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5 +CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

Introduction to Modeling MOSFETS in SPICE

CD4007 DUAL COMPLEMENTARY PAIR + INVERTER



SUMMARY

All of these examples are for DC characteristics but similar results would be shown for examples that depend on internal capacitors and resistors such as a study of risetime, fall time, gate delay, oscillators, multi-vibrators, etc.

In general the third generation SPICE models for MOSFETS give better results.

Level=1 models are not good for MOSFETS with L less than 10um.

Large MOSFETS, SUB-MICRON MOSFETS and DEEP SUB MICRON MOSFET models have been introduced.

Models should be verified by comparing measured ID-VDS, ID-VGS, and Ring Oscillator output with SPICE simulated results.



Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

RING OSCILLATOR, td, THEORY





© January 1, 2014 Dr. Lynn Fuller

AC MODEL FOR MOSFETS

The parameters that effect the AC response of a MOSFET are the resistance and capacitance values.

RS,RS	Source/Drain Series Resistance, ohms
RSH	Sheet Resistance of Drain/Source, ohms
CGSO,CGDO	Zero Bias Gate-Source/Drain Capacitance, F/m of width
CGBO	Zero Bias Gate-Substrate Capacitance, F/m of length
CJ	DS Bottom Junction Capacitance, F/m2
CJSW	DS Side Wall Junction Capacitance, F/m of perimeter
MJ	Junction Grading Coefficient, 0.5
MJSW	Side Wall Grading Coefficient, 0.5
CJ CJSW MJ MJSW	DS Bottom Junction Capacitance, F/m2 DS Side Wall Junction Capacitance, F/m of perimeter Junction Grading Coefficient, 0.5 Side Wall Grading Coefficient, 0.5

These are combined with the transistors

L, W

AS,AD

NRS,NRD

PS,PD

- Length and Width
 - Area of the Source/Drain
 - Perimeter of the Source/Drain
 - Number of squares Contact to Channel

© January 1, 2014 Dr. Lynn Fuller





FIND DIMENSIONS OF THE TRANSISTORS

	NMOS	PMOS	7
L	2u	2u	
W	12u	30u	
AD	12ux12u=144p	12ux30u=360p	
AS	12ux12u=144p	12ux30u=360p	
PD	2x(12u+12u)=48u	2x(12u+30u)=84u	
PS	2x(12u+12u)=48u	2x(12u+30u)=84u	
NRS	1	0.3	
NRD	1	0.3	

73 Stage



Use Ctrl Click on all NMOS on OrCad Schematic Use Ctrl Click on all PMOS on OrCad Schematic Then Enter Dimensions

© January 1, 2014 Dr. Lynn Fuller

Introduction to Modeling MOSFETS in SPICE

SIMULATED OUTPUT AT 5 VOLTS



Three Stage Ring Oscillator with Transistor Parameters for 73 Stage Ring Oscillator and Supply of 5 volts



© January 1, 2014 Dr. Lynn Fuller

Measured td = 0.718 nsec @ 5 V

CONCLUSION

Since the measured and the simulated gate delays, td are close to correct, then the SPICE model must be close to correct. The inverter gate delay depends on the values of the internal capacitors and resistances of the transistor.

Specifically: RS, RS, RSH CGSO, CGDO, CGBO CJ, CJSW

These are combined with the transistorsL, WLength and WidthAS,ADArea of the Source/DrainPS,PDPerimeter of the Source/DrainNRS,NRDNumber of squares Contact to Channel

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

REFERENCES

- 1. <u>MOSFET Modeling with SPICE</u>, Daniel Foty, 1997, Prentice Hall, ISBN-0-13-227935-5
- 2. <u>Operation and Modeling of the MOS Transistor</u>, 2nd Edition, Yannis Tsividis, 1999, McGraw-Hill, ISBN-0-07-065523-5
- 3. <u>UTMOST III Modeling Manual-Vol.1</u>. Ch. 5. From Silvaco International.
- 4. ATHENA USERS Manual, From Silvaco International.
- 5. <u>ATLAS USERS Manual</u>, From Silvaco International.
- 6. Device Electronics for Integrated Circuits, Richard Muller and Theodore Kamins, with Mansun Chan, 3rd Edition, John Wiley, 2003, ISBN 0-471-59398-2
- 7. ICCAP Manual, Hewlet Packard
- 8. PSpice Users Guide.

Rochester Institute of Technology

Microelectronic Engineering

© January 1, 2014 Dr. Lynn Fuller

	Introduction to Modeling MOSFETS in SPICE	
/	HOMEWORK – INTRO TO MOSFET SPICE MODELS	
Do	SPICE for one of the following:	1
1.	Inverter gate delay is the time it takes for the output voltage to g to $\frac{1}{2}$ of the supply voltage. Use SPICE to get a value for gate d for rising and falling output. Let L=2um and W=40um for both NMOS and PMOS transistors. State other assumptions. Comp these values to gate delay measured from a ring oscillator.	get lelay 1 oare
2.	Do a SPICE simulation for the CMOS inverter shown on page and compare to measured VTC and I vs Vin.	38

Rochester Institute of Technology

Microelectronic Engineering