ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

# PMOS Testing at Rochester Institute of Technology

# Dr. Lynn Fuller

webpage: <u>http://www.rit.edu/~lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 email: <u>LFFEEE@rit.edu</u> MicroE webpage: <u>http://www.microe.rit.edu</u>



Rochester Institute of Technology

Microelectronic Engineering

**Revised 11-11-2010 pmostest.ppt** 

© November 11, 2010. Dr. Lynn Fuller

Page 1

#### **Testing** at PN

## **OUTLINE**

- Test Chip
- Test Equipment
- **Resistive Structures**
- **Transistors**
- **Integrated Circuits**
- Ring Oscillator
- **Digital Circuits**





**Rochester Institute of Technology** Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

### THE TEST CHIP

- Alignment Marks
- CD Linewidth, Overlay
- Van Der Pauw, p+ DS, Metal

Rochester Institute of Technology Microelectronic Engineering

- MOSFET's,
- Inverters
- Ring Oscillator
- CBKR
- Digital Circuits





© November 11, 2010. Dr. Lynn Fuller

Page 3

### **PMOS TEST CHIP**



### **TEST FACILITY**



### **TEST EQUIPMENT**







### VAN DER PAUW TEST STRUCTURES FOR SHEET RESISTANCE



### VAN DER PAUW TEST RESULTS



### **CBKR AND INVERTERS**









### **PMOS TRANSISTORS**



Microelectronic Engineering



Photograph

© November 11, 2010. Dr. Lynn Fuller

Page 14

### **PMOS TRANSISTOR TEST RESULTS**



### TRANSISTOR LINEAR REGION VT, GM



### LINEAR REGION TEST RESULTS



### TRANSISTOR SATURATION REGION VT, GM



© November 11, 2010. Dr. Lynn Fuller

Page 18

## TRANSISTOR SUB THRESHOLD ID-VGS



### **INVERTERS**

![](_page_19_Figure_2.jpeg)

![](_page_20_Figure_0.jpeg)

### **INVERTER TEST RESULTS**

![](_page_21_Figure_2.jpeg)

### RING OSCILLATOR, td

![](_page_22_Figure_2.jpeg)

### 9 STAGE RING OSCILLATOR

![](_page_23_Figure_2.jpeg)

### **RING OSCILLATOR OUTPUT**

![](_page_24_Figure_2.jpeg)

### **DIGITAL CIRCUIT TESTING**

![](_page_25_Figure_2.jpeg)

© November 11, 2010. Dr. Lynn Fuller

![](_page_26_Figure_0.jpeg)

#### PM **)S** Testing at

### HARDWARE FOR OUTPUT

![](_page_27_Picture_2.jpeg)

#### 50-pin ribbon cable for any board with a 50 pin connector

 Connects to 50pin connector accessories

![](_page_27_Picture_5.jpeg)

Download PDFs for compatibility charts, more detailed descriptions, and ordering information

Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

Page 28

### HARDWARE FOR INPUT

#### AT-MIO-16E-10

![](_page_28_Picture_3.jpeg)

Available for ISA computers

 Up to 16 analog inputs; 12-bit resolution; 100 kS/s sampling rate

 Two 12-bit analog outputs; 8 digital I/O lines; two 24-bit counters

Calibration certificate included for NIST traceability

 NI-DAQ driver with DAQ channel wizard for reduced configuration

## 16 Analog Inputs Ribbon Cable Terminal Board

#### R6868

![](_page_28_Picture_11.jpeg)

68-pin flat ribbon cable terminated with TBX-68
two 68-pin connectors

1 m length available

 Download PDFs for compatibility charts, more detailed descriptions, and ordering information

![](_page_28_Picture_15.jpeg)

Termination accessory with 68 screw terminals

 Easy connection of field I/O signals to 68-pinDAQ devices

 Mounted in plastic base; includes hardware for mounting on a standard DIN rail

• Dimensions: 12.50 by 10.74 cm (4.92 by 4.23 in.)

 Download PDFs for compatibility charts, more detailed descriptions, and ordering information

![](_page_28_Picture_21.jpeg)

Rochester Institute of Technology Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

Page 29

### FINAL SYSTEM

![](_page_29_Picture_2.jpeg)

![](_page_30_Figure_0.jpeg)

![](_page_31_Figure_0.jpeg)

### **TESTING TWO INPUT ONE OUTPUT LOGIC GATES**

![](_page_32_Figure_2.jpeg)

![](_page_33_Figure_0.jpeg)

### **PROBE CARD/WIRE CONNECTIONS**

![](_page_34_Picture_2.jpeg)

![](_page_35_Figure_0.jpeg)

![](_page_36_Figure_0.jpeg)

### **PMOS INVERTER GAIN=4**

![](_page_37_Figure_2.jpeg)

### **PMOS 2-INPUT NOR**

![](_page_38_Figure_2.jpeg)

### Test for PMOS Two Input NOR, Gain = 4 or 8

![](_page_38_Picture_4.jpeg)

### **PMOS 2-INPUT XOR**

![](_page_39_Figure_2.jpeg)

### WAFER MAPS FOR MESA

![](_page_40_Picture_2.jpeg)

![](_page_40_Figure_3.jpeg)

row 1 is the first row in which a full die is located column 1 is the first column in which a full die is locatedd

Rochester Institute of Technology Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

Page 41

### WAFER MAPS FOR MESA

### Code

()

4

6

9

- no die
- value<(Target-40%)
- 2 (Target-40%)<value<(Target-30%)
- 3 (Target-30%)<value<(Target-20%)
  - (Target-20%)<value<(Target-10%)
- 5 (Target-10%)<value<(Target+10%)
  - (Target+10%)<value<(Target+20%)
    - (Target+20%)<value<(Target+30%)
- 8 (Target+30%)<value<(Target+40%)
  - (Target+40%)<value

Rochester Institute of Technology Microelectronic Engineering

### WAFER MAP

![](_page_42_Figure_2.jpeg)

## FUTURE WORK

- More Automation
- Improved Wafer Mapping
- More Complete Testing

![](_page_43_Picture_5.jpeg)

Rochester Institute of Technology Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

## **CONCLUSION**

- A test specification has been developed
- A history data base has been developed
- Testing is very time consuming. It takes us 9 hours to do all the specified tests and even then we only test a few devices on a wafer.
- Currently we test about 1% of the devices

![](_page_44_Picture_6.jpeg)

### **REFERENCES**

### 1. LabView Software, National Instruments, http://www.natinst.com

![](_page_45_Picture_3.jpeg)

Rochester Institute of Technology Microelectronic Engineering

© November 11, 2010. Dr. Lynn Fuller

Page 46

**REVIEW QUESTIONS - PMOS TEST SPECIFICATION** 

1. How is Vt and gm found from the transistor family of curves.

2. Is the Vt and gm the same in the non-saturation region as in the saturation region?

3. What is the significance of the sub-threshold slope. What is the difference between sub-threshold slope and sub-threshold swing?

4. What is the significance of the noise margin.

5. What is the purpose of the ring oscillator test structure.

![](_page_46_Picture_7.jpeg)

### MUX LAYOUT AND GATE LEVEL SCHEMATIC

![](_page_47_Figure_2.jpeg)

### **PMOS 4-INPUT MULTIPLEXER**

![](_page_48_Picture_2.jpeg)

### **MUX TEST RESULTS**

![](_page_49_Figure_2.jpeg)

![](_page_49_Figure_3.jpeg)

### In PMOS logic low is 0 volts, logic high is -Vcc

![](_page_49_Figure_5.jpeg)

### **MUX TEST RESULTS**

![](_page_50_Figure_2.jpeg)

![](_page_50_Figure_3.jpeg)

### In PMOS logic low is 0 volts, logic high is -Vcc

![](_page_50_Figure_5.jpeg)

### **PMOS FULL ADDER**

![](_page_51_Figure_2.jpeg)

### **PMOS CLOCKED DATA LATCH**

![](_page_52_Figure_2.jpeg)

![](_page_53_Figure_0.jpeg)