#### PMOS Digital Testing at Rochester Institute of Technology

#### Dr. Lynn Fuller, Adam Wardas

webpage: <u>http://www.rit.edu/lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 email: <u>LFFEEE@rit.edu</u> MicroE webpage: <u>http://www.microe.rit.edu</u>

Revised 7-11-2014 PMOS\_Digital\_Test.ppt

# OUTLINE

- PMOS Test Chip
- Analog Discovery Module
- Test Equipment
- Camera, Probes, etc.
- Connecting to Module
- Set up Logic Analyzer
- 3.3 to -5 V Level Shifter
- Set Up Inputs
- Output Data
- NOR and Full Adder





# **PMOS Factory – Digital Testing**

Analog Discovery Module has the following capabilities

- Two channel oscilloscope
- Two channel arbitrary function generator (±5V)
- 16-channel digital logic analyzer (+3.3V CMOS)
- I6-channel pattern generator (+3.3V CMOS)
- 16-channel virtual digital I/O including buttons, switches and LEDs
- Two input/output digital trigger signals (3.3V CMOS);
- Two power supplies (+5V at 50mA, -5V at 50mA).
- Single channel voltmeter (AC, DC, ±25V);
- Network analyzer Bode, Nyquist, Nichols transfer diagrams Range: 1Hz to 10MHz;
- Spectrum Analyzer

## **Digital Testing Hardware Station**



# Wafer Loading

- Turn on the camera control box and lamp power, shown in the previous slide.
- Open the camera capture program (VIDCAP32.EXE) from the desktop of the computer



Align the wafer with the probes, then lower to make

contact.



#### Analog Discovery Pin layout – Probe card connections



Probe Card Pin Numbers

# **Digital Testing Station - Breadboard**

 Pins 2 – 24 on the probe card are connected via ribbon cable (Pin 2 left, Pin 24 Right). Even numbers only 2,4,6,8,10,12,14,16,18,20,22,24



# Set Up – Analog Discovery

- Open the WaveForms program by double clicking this icon on the desktop
- Then open the Digital Pattern
   Generator and Logic Analyzer
- Open Voltage to turn on +/- 5v
   Power supply (shuts off
   automatically if too
   much current is
   DWF1-Power Su...
   DWF1-Power Su...

Drawn)





Digilent WaveForms 1

Digital

Analog

•

# **Digital Pattern Generator**

- Add Signal Edit parameters to show 1 s/div
- Outputs are numbered and color coded to the pin layout
- DIO# = Digital Input/Output Pin Number (0-16)



# Logic Analyzer Setup

- Adding signals is the same as the Pattern Generator
- Logic Analyzer reads digital signals which can be set to trigger by any edge (E) or don't care (X)



# **PMOS Digital Testing**

- The Logic Analyzer interprets a "high" as +3.3 V, and "low" as 0 V, in PMOS logic "high" is – 5 V and "low" is 0V.
- An operational amplifier (Op Amp) is used to convert the digital pattern generator 0 to +3.3 V signal to 0 to -5V that becomes the input to the PMOS logic circuit.
- A similar Op Amp circuit is used to convert the PMOS logic output to logic levels that can be interpreted by the logic analyzer. The logic analyzer interprets positive voltages (more than +1.65V) as logic high and lower voltages (including negative voltages) as logic low.
- These circuits are shown on the next slide and are used for each individual PMOS logic gate input or output.

## **PMOS Digital Testing Circuit**



This comparator has +2.5 volt at the non-inverting input. Thus if the signal generator is low (0V) the Op Amp output goes high (+5). The diode is reverse biased and the signal to the PMOS logic low (0V). If the signal generator is high (3.3V) the Op Amp output goes low (-5). The diode is forward biased (0.6V) thus the signal to the PMOS logic gate is high (-4.4V).

This comparator has -1 volt at the non-inverting input. Thus if the logic out is low (0V) the logic analyzer sees a -5 or low signal. If the logic out is high (-5) the logic analyzer sees a +5 or high signal.

#### 3.3 V to -5 V Digital Shifter

 Required for each individual input using high input impedance, rail-to-rail, Operational Amplifiers such as the NJU7034D



This comparator has +2.5 volt at the non-inverting input. Thus if the signal generator is low (0V) the Op Amp output goes high (+5). The diode is reverse biased and the signal to the PMOS logic low (0V). If the signal generator is high (3.3V) the Op Amp output goes low (-5). The diode is forward biased (0.6V) thus the signal to the PMOS logic gate is high (-4.4V).



#### 3.3 V to -5 V Digital shifter



## Data Acquistion

- Select Run on the Logic Analyzer and Pattern Generator
- Data can be exported to Excel from the Logic Analyzer on the top left corner

DWF 1 - Logic Analyzer 1	2 DWF 1 - Digital Pattern Generator 1														
File Control View Settings Window H	File Control View Settings Window Help														
🏤 Export 🔊 Data 🔢 Events   🔍 Zoom   😭 Opti	Run Trigger None • Wait None • - Run Continuous • - Repeat Infinite • -														
Single Run 1s • 15	📲 Add 🔻 💥 Remove 🕶 🗹 Edit 👻 Show 👻 🛛 Scale: Manual 🔹 Show: 1 s/div 🔹 from: 0 s 🔹														
2 s/div • 0	- Name DIO Type Output A Ready Position: 8.34 s Name: Value:														
Remove • 🗹 • 🔐 • Remove •	E Bus 0 🖉 Binary Co PP 0 1 2 3 4 5 6														
+ Name DIO Trigger A 2000 Sa	[3] MSB 4														
DIO 3 🖉 3 🗘	[2] 2 <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u></u>														
	100k														
- X -7s	- 1s 2s 3s 4s 5s 6s														
Ready	Ready														

## **Exporting Data to Excel**

 Raw data can be exported to a .csv (comma - separated values) excel spreadsheet file using the export button in the logic analyzer

XX DWF 1 - Logic Analyzer 1														
						A1		<b>▼</b> (°	<i>f</i> ∗ #Titl	e				
<u>File_Control_View_Settings_Window_H</u> elp	А	В	С	D	E									
😭 Export 🛄 Data 🔚 Events 🛛 🔍 Zoom 🖓 Options 🖉 Help	Export Data Hevents Q Zoom M Options W Help													
Position 5 s - Buffer 28	#Device N	Analog D	iscovery											
Ba M Analyzer Export	#Serial Nu	SN:21024	4494351											
	Data				4	#Software	2.7.5							
Source:		nage			5	Time (s)	DIO 4	DIO 3						
+ Name DIO Trig Analyzer Time	BIO Trig Analyzer Time #Title, Digilent WaveForms Logic Analyzer Data													
DIO 4 4 Type:	#Serial Nu	umber,SN:210244494351			7	0.005		0 1						
DIO 3 3 Comma Separated Values (*.csv 🔻	#Software	e Version,2.7.5			8	0.01		0 1						
Save Options		Time (s)	DIO 4	DIO 3	- 9	0.015		0 1						
Comments		0.000	0	1	10	0.02		0 1						
V Header		0.005	0	1		↓ ▶ ▶ de	fault 🧷	1/1						
V Label		0.010	0	1	Re	ady								
		0.015	0		-									
		0.010	0											
		0.020	0			-								
Stop		0.025	0	1		-								
		0.030		1		-								
Copy to clipboard		0.035		Ŧ										
Location C:\Users\agw5329\Desk	top			Brows	se									
File: default.csv	File: default.csv   Save Cancel													

## Example: PMOS 2-Input NAND Gate





Α	В	Output
0	0	1
0	1	1
1	0	1
1	1	0

#### PMOS 2-Input NAND Gate Test Results



PMOS logic high is -5 V and logic low is 0V

#### **Example: PMOS Full Adder**



## PMOS Full Adder Test Result

🕅 DW	VF 1 - Di	gital Pa	attern Ger	nerator 1																	X
<u>F</u> ile	<u>C</u> onti	rol <u>\</u>	<u>(</u> iew <u>S</u> e	ttings	<u>W</u> ii	ndow	<u>H</u> elp														
Ste	ор	Trigg	ger Analy	zer	•	Wait	None	е	•		Run	Cont	inuous		• Repe	at Infinite		Ŧ	Wait-R	un	Ŧ
📥 Ad	ld - 💢	Remo	/e + 🗹 +	<b>1</b> -		Scale:	Manua		•	Show: 1	l s/div	/	+ from:	0 s		•					
-	Na	DIO	Туре	Outpu	~	R	Running	1	Po	osition:		Na	me:			Value:			I		
	B. 🧷	I	Binary	PP		0	1			2	3		4	5	;	6	7		0	1	
	[	2	Input	Α		0		0		0		0	1		1	1		1	1		
	[	1	Input	В		0		0		1		1	0		0	1		1			
	[	0	Carry	In		0		1		0		1	0		1	0		1			
							1s		ļ		3s		l	5 s		l	/ 7 s		l	9 s	
Ready					×.																
Ready	_	_	_	_			_	_		_	_	_		_	_	_	_	_	_	_	.:
🕂 Ad	d - 💢	Remov	/e 🕶 🗹 🕶	- 12		2000	Stop		20	2014/07/03 09:45:18.899 Position: 5.45 s Name:								<b>*</b>			
+ 1	Name		DIO	Trigger	^	<b>4</b>		sat∠ 		2 HZ / 4.5;	am ce	s Zoom: ·	-1.00 X		value:				<u> </u>		
1	DIO 4	6	/ 4	SUM		0		1		1		0	1		0	0		1			
[	DIO 3	6	2 3	Cou	t	0		0		0		1	0	Γ	1	1		1			
	<b>C</b>	arry	Out																		
		urry																			
		X	1s		3 s					5 s					7s 9s						

PMOS logic high is -5 V and logic low is 0V

#### References

- Analog Discovery Website
  - http://www.digilentinc.com/Products/Detail.cfm?Prod=ANALOG-DISCOVERY
- Analog Discovery Manual
  - http://www.digilentinc.com/Data/Products/ANALOG-DISCOVERY/Discovery\_TRM\_RevB\_1.pdf