

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

***Microelectromechanical Systems (MEMs)  
Process Integration***

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041

Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department webpage: <http://www.microe.rit.edu>



**OUTLINE**

**Surface Micromachine Processes**

**Single Poly Layer Processes**

**Simple Single Mask Process**

**Anchor Process**

**Anchor Plus Dimple Process**

**Substrate Isolation Process**

**Two Poly Layer Processes**

**Center Pin Bearing Process**

**Flange Bearing Process**

**Bulk Micromachine Processes**


**Silicon Diaphragm Process**

**Advanced Silicon Diaphragm Design**

**Surface Diaphragm Design**


**Integrating Electronics with MEMs**

*Rochester Institute of Technology*  
*Microelectronic Engineering*






***SIMPLE ONE MASK PROCESS***



**2  $\mu\text{m}$  Silicon Dioxide**



**LPCVD 2.5  $\mu\text{m}$  Poly Silicon**




**ANCHOR PROCESS**




**ANCHOR PLUS DIMPLE PROCESS**


**2  $\mu\text{m}$  Silicon Dioxide**




**Pattern Anchor Holes**



**Pattern Bushing Mold**




**2.5  $\mu\text{m}$  Poly Silicon**



**Pattern Poly and Etch Oxide**

**Anchor**

**Bushing**



**SUBSTRATE ISOLATION PROCESS**

**Pad Oxide and Nitride**




**2 μm Silicon Dioxide**




**Pattern Anchor Holes**



**Pattern Bushing Mold**



**2.5 μm Poly Silicon**




**Pattern Poly and Etch Oxide**

**Bushing**

**Anchor**

**Pad Oxide and Nitride**



***SURFACE MICROMACHINED POLY DIAPHRAGM***



Si




**Photolithography  
Etch in BHF**




**LPCVD 2.0 μmPoly**



**Photolithography  
Etch Poly in SF6+ O2**




**Etch SiO2 in BHF**




***SURFACE MICROMACHINED POLY DIAPHRAGM***

**Poly Covered Trench**




**John Castellana, 1997  
BSμE RIT**









2 μm Poly

*Rochester Institute of Technology  
Microelectronic Engineering*


1.5 μm Gap










***CENTER-PIN BEARING PROCESS***









*Rochester Institute of Technology  
Microelectronic Engineering*





***CENTER PIN AND SUBSTRATE BEARING PROCESS***




***FLANGE BEARING PROCESS***



**BACKSIDE ETCHED BULK MICROMACHINED P+ ETCH STOP DIAPHRAGM PROCESS**



**BACKSIDE ETCHED BULK MICROMACHINED  
POLYSILICON DIAPHRAGM PROCESSES**



10,000 Å  
Thermal  
Oxide







Photo define Oxide for  
diaphragm spacer




LPCVD Polysilicon  
diaphragm of 2 μm  
thickness and removed  
from backside of wafer




LPCVD  
Nitride



Photolithography  
Etch Nitride in SF<sub>6</sub>




KOH Wet Etch  
Stop on Oxide





Etch Oxide and Nitride

Either thin film resistor or capacitive sensor on poly diaphragm.





**TOP SIDE BULK MICROMACHINED SILICON  
NITRIDE DIAPHRAGM**



**SCREAM PROCESS**

**Single Crystal Reactive Ion Etched Process for Microelectromechanical Structures**



A process that involves anisotropic ( $\text{Cl}_2/\text{BCl}_3$ ) reactive ion etch (RIE) followed by isotropic ( $\text{SF}_6$ ) RIE







***INTEGRATING ELECTRONICS WITH MEMS***

Poly Gate PMOS and MEMs at the Same Time  
CMOS first MEMs After  
MEMs first CMP CMOS After  
CMOS and MEMs at the Same Time




Topology is the main problem



**ELECTRONICS CHIP PLUS MEMS CHIP IN SAME PACKAGE**





SCALED DRAWING




### ADDRESSING TOPOLOGY


1. Use thicker layers for each subsequent layer.
2. Run interconnects in poly over topology because LPCVD is a conformal deposition process.
3. LOCOS like processes to reduce topology.
4. CMP




**ADDRESSING TOPOLOGY**





X and Y movement  
90° out of phase




Where is CMP used and why?




CMOS FIRST MEMS AFTER



**CMOS FIRST MEMS AFTER, TEXAS INSTRUMENTS**




TI Digital Mirror Array  
**TORSIONAL MIRRORS**




1 million  
Mirrors



**MEMS FIRST CMP THEN CMOS PROCESSING**





Buried Polysilicon MEMs with CMP planarization and CMOS post-fabrication (after Nasby, et al, 1996)




***PROTECTING ELECTRONICS***

1. Poly, Aluminum or nitride layer
2. Glass
3. Organics (Protek)
4. One-sided wafer etcher.



### REFERENCES

1. "From Microsensors to Microinstruments," Petersen, K.E., *Sensors and Actuators*, vol. A56, nos. 1-2, Aug. 1996, pp. 143-149.
2. "The Challenge of Automotive Sensors," Giachino, J.M., and Miree, T.J., *Proceedings of the SPIE Conference on Microlithography and Metrology in Micromachining*, Austin, TX, Oct. 23-24, 1995, SPIE Vol. 2640, pp. 89-98.
3. "Integrating SCREAM Micromachined Devices with Integrated Circuits," Shaw, K.A. and Mac Donald, N.C., *Proceedings of IEEE International Workshop on Micro Electro Mechanical Systems*, San Diego, CA, Fe 11-15, 1996, pp 44-48.
4. "Laminated High-Aspect-Ration Microstructures in a Conventional CMOS Process," Fedder, G.K., et.el., *Proceedings of IEEE International Workshop on Micro Electro Mechanical Systems*, San Diego, CA, Fe 11-15, 1996, pp 13-18.



***HOMEWORK - PROCESS INTEGRATION***

1. List a step by step process to make a cantilever accelerometer that has a piezoresistive sensor for measuring the acceleration. There are many different ways to do this so just state your assumptions and use those for your design.
2. Show a cross section with dimensions.
3. Show a top down layout with dimensions
4. Show example calculations relating acceleration to output voltage. Again make appropriate assumptions.

