ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Introduction to VLSI

Dr. Lynn Fuller

Webpage: <u>http://people.rit.edu/lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: <u>Lynn.Fuller@rit.edu</u> Department webpage: <u>http://www.microe.rit.edu</u>

Rochester Institute of Technology Microelectronic Engineering 11-6-2013 IntroVLSI.ppt

© November 6, 2013 Dr. Lynn Fuller





INTRODUCTION

VLSI is an acronym for Very Large Scale Integration. This includes Integrated circuits with greater than tens of thousands of transistors including multi-million or even billions of transistors.

VLSI Design refers to methodologies and computer software tools for designing digital circuits with huge numbers of transistors. Some of theses methodologies and tools can also be applied to analog circuit design.

Software tools include schematic capture, SPICE analog simulation, switch level digital simulation, layout editors, layout versus schematic checking, design rule checking (DRC), auto place and routing and many more.



Rochester Institute of Technology Microelectronic Engineering

VLSI DESIGN

Computer software is used to check the layout, compare the layout to the schematic and make it possible to design circuits with millions of transistors with no errors.

> Rochester Institute of Technology Microelectronic Engineering





PROCESS TECHNOLOGY

Process Technology

Rochester Institute of Technology

Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller



© November 6, 2013 Dr. Lynn Fuller

RIT PROCESSES

At RIT we use the Sub-CMOS and ADV-CMOS processes for most designs. In these processes the minimum poly length is $1\mu m$ and $0.5\mu m$ respectively. We use scalable MOSIS design rules with lambda equal to $0.5\mu m$ and $0.25\mu m$. These processes use one layer of poly and two layers of metal.

The examples on the following pages are designs that could be made with either of the above processes. As a result the designs are generous, meaning that larger than minimum dimensions are used. For example $\lambda = 0.5\mu m$ and minimum poly is 2λ but designed at 2.5 μm because our poly etch is isotropic.

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.











DIGITAL ELECTRONICS

Digital Electronics

Rochester Institute of Technology

Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller





LTSPICE - INVERTER VTC FOR DIFFERENT RL

Introduction to VLSI



LTSPICE - INVERTER FOR DIFFERENT NMOS W

Introduction to VLSI







LTSPICE – CMOS INVERTER





Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller

RISE TIME AND FALL TIME LTSPICE SIMULATION





















EQUAVILANT REALIZATIONS

AND-OR realizations are easily derived from truth table description of a circuits performance. Replacing the AND and OR gates with all NOR gates is equivalent. Replacing the AND and OR gates with all NAND gates is equivalent.

Rochester Institute of Technology

Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller





LAMBDA BASED DESIGN RULES

The design rules may change from foundry to foundry or for different technologies. So to make the design rules generic the sizes, separations and overlap are given in terms of numbers of lambda (λ). The actual size is found by multiplying the number by the value for lambda for that specific foundry.

For example:

RÎT PMOS process $\lambda = 10 \ \mu m$ and minimum metal width is 3 λ so that gives a minimum metal width of 30 μm . The RIT SUB-CMOS process has $\lambda = 0.5 \ \mu m$ and the minimum metal width is also 3 λ so minimum metal is 1.5 μm but if we send our CMOS designs out to industry λ might be 0.25 μm so the minimum metal of 3 λ corresponds to 0.75 μm . In all cases the design rule is the minimum metal width = 3 λ

> Rochester Institute of Technology Microelectronic Engineering
DESIGN RULES

We will use a modified version of the MOSIS TSMC 0.35 2P 4M design rules. Eventually we hope to be compatible with MOSIS but new process technology needs to be developed at RIT to do that (PECVD Tungsten, 4 layer metal). We use one layer of poly and two layers of metal. We will use the same design layer numbers with additional layers as defined on the following pages for manufacturing/maskmaking enhancements. Many of the designs will use minimum drawn poly gate lengths of 2µm where circuit architecture is the main purpose of the design. Minimum size devices (Drawn Poly = 0.5μ m, etc.) are included to develop manufacturing process technology. These transistors (0.5μ m drawn) yield 0.35μ m Leff and are equivalent to the TSMC 0.35μ m transistors.



Rochester Institute of Technology Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller



MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

General Information

About MOSIS Processes Prices Support User Group Events Job Openings News

Work with MOSIS

Overview Getting Started Design and Test

Requests Run Status

Project Status Test Data

Docs and Forms Documents Forms/Agreements Web Forms

Quick Reference

New Users Experienced Users Purchasing Agents Design and Test Academic Institutions Export Program Submit A Project

Search MOSIS

Search

http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M SUBM

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (<u>SCMOS</u>), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or <u>technology</u> <u>codes</u>), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, <u>section 2.4</u>).

Fabricated on <u>TSMC</u>, <u>AMIS</u>, and <u>Agilent/HP</u> 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym Rule Section	1		Notes		
N WELL	42	CWN	1	<u>.</u>				
ACTIVE	43	CAA	2	<u>!</u>				
THICK ACTIVE	60	CTA	<u>24</u>	Optional	for TSMC; no	it available for Agilent/HP	nor AMIS	
POLY	46	CPG	<u>3</u>	<u>I</u>				
SILICIDE BLOCK	29	CSB	<u>20</u>	<u>)</u> Optional	for Agilent/I	HP; not available for AMI		
<u>N PLUS SELECT</u>	45	CSN	4	F				
P PLUS SELECT	44	CSP	<u>4</u>	F				
CONTACT	25	ccc	CCG <u>5, 6, 13</u>	<u>I</u>				
POLY CONTACT	47	ССР	<u>5</u>	<u>i</u> Can be re	eplaced by C	ONTACT		
ACTIVE CONTACT	48	CCA	<u>6</u>	i Can be re	eplaced by C	ONTACT		
METAL1	49	CM1	CMF <u>7</u>	<u>'</u>				
AIV	50	CV1	CVA <u>8</u>	<u>I</u>				
METAL2	51	CM2	CMS <u>9</u>	<u>1</u>				
VIA2	61	CV2	CVS <u>14</u>	Ŀ	тѕмс	0.35 micron	0.2	5 <u> SCN4M</u>
METAL3	62	СМЗ	CMT <u>15</u>	i		2P4M (4 Metal Polycided, 3.3		
VIA3	30	CV3	CVT <u>21</u>	·				
METAL4	31	CM4	CMQ <u>22</u>	2		V/5 V)		
GLASS	52	COG	<u>10</u>	<u>I</u>	i	-iiiiiii	i	i
PADS	26	ХР		Non-fab	layer used to	o highlight pads		
Comments		СХ		Commen	its			
Comments		cx		Commen	ts] [

MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT	
N WELL	N_well.i	42		
ACTIVE	Active.i	43		
POLY	Poly.i	46		
N PLUS	N_plus_select.i	45		
P PLUS	P_plus_select.i	44		
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47	
METAL1	Metal1.i	49		
VIA	Via.i	50		
METAL2	Metal2.i	51		
VIA2	Via2.i	61	Under Bump Metal	
	Metal3 i	62	Solder Bump	

MORE LAYERS USED IN MASK MAKING

	NAME	GDS 70 81 82 83 83 84 85 85 86 87 88	COMMENTNot usedPlaced on first level maskPlaced on nwell level maskPlaced on active maskOverlay/Resolution for Stop MaskOverlay/Resolution for Vt MaskOverlay/Resolution for LDD MasksOverlay/Resolution for P+ MaskOverlay/Resolution for N+ Mask		
	cell_outline.i				
	alignment				
	nw_res				
	active_lettering				
	channel_stop				
	pmos_vt				
	LDD				
	p plus				
	n plus				
	tile_exclusion	89	Areas for no STI tiling		
Rocheste Microele	er Institute of Technology ectronic Engineering		These are the additional layer used in layout and mask mak		

© November 6, 2013 Dr. Lynn Fuller



MOSIS LAMBDA BASED DESIGN RULES

http://www.mosis.com/design/rules/



MOSIS Educational Program

Instructional Processes Include: AMI $\lambda = 0.8 \ \mu m$ SCMOS Rules AMI $\lambda = 0.35 \ \mu m$ SCMOS Rules

Research Processes: go down to poly length of 65nm

Rochester Institute of Technology

Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller

Page 43

MOSIS REQUIREMENTS

MOSIS requires that projects have successfully passed LVS (Layout Versus Schematic) and DRC (Design Rule Checking). The MENTOR tools for LVS and DRC (as they are set up at RIT) require separate N-select and P-select levels in order to know an NMOS transistor from a PMOS transistor. Although either an N-well, P-well or both will work for a twin well process, we have set up our DRC to look for N-well. (Also since we use a p-type starting wafer we can not have isolated p-wells but we can have isolated n-wells, thus drawing separate n-wells can be useful for some circuit designs.)

http://www.mosis.com



© November 6, 2013 Dr. Lynn Fuller

Page 44



DIGITAL CIRCUITS

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.

> Primitive Cells INVERTER, NAND2,3,4, NOR2,3,4, NULL

Basic Cells

XOR, MUX, DEMUX, ENCODER, DECODER FULL ADDER, FLIP FLOPS

Macro Cells BINARY COUNTER SRAM

Rochester Institute of Technology

Microelectronic Engineering

© November 6, 2013 Dr. Lynn Fuller

Page 46



LAYOUT DETAILS FOR GATE ARRAY

- 1. Cells are separated from adjacent cells by off transistors
- 2. Well contacts are made at each of the off transistors
- 3. Metal-two connects thru Via to Metal-one
- 4. Metal-one connects thru Contact Cuts to active and Poly
- 5. Inputs and Outputs connections are made vertically with Metaltwo
- 6. Routing channels exist above and below the gate array and contain horizontal metal-one interconnects between cells, with Via to Metal-two.
- 7. The NULL cell at the end of the gate array row satisfy design rules for extension of well beyond active, etc. It also provides a vertical routing channel which may be useful in constructing macro cells.



















EDGE TRIGGERED D TYPE FLIP FLOP

BINARY COUNTER USING T TYPE FLIP FLOPS

3-BIT BINARY COUNTER/SHIFT REGISTER

RIT SUB-CMOS PROCESS







