

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Introduction to VLSI

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department webpage: <http://www.microe.rit.edu>




*ADOBE PRESENTER*

This PowerPoint module has been published using Adobe Presenter. Please click on the **Notes** tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the **play** arrow or pressing the **page down** key.



*OUTLINE*

Introduction  
Process Technology  
Digital Electronics  
    Inverter with Resistor Load  
    CMOS Inverter  
    Voltage Transfer Curve (VTC)  
    Noise Margins, Rise/Fall Time  
MOSIS Layout Design Rules  
Standard Cell Design  
    Primitive, Basic, Macro Cells  
Maskmaking  
References  
Homework




# INTRODUCTION

VLSI is an acronym for Very Large Scale Integration. This includes Integrated circuits with greater than tens of thousands of transistors including multi-million or even billions of transistors.



VLSI Design refers to methodologies and computer software tools for designing digital circuits with huge numbers of transistors. Some of these methodologies and tools can also be applied to analog circuit design.

Software tools include schematic capture, SPICE analog simulation, switch level digital simulation, layout editors, layout versus schematic checking, design rule checking (DRC), auto place and routing and many more.



*VLSI DESIGN*

Computer software is used to check the layout, compare the layout to the schematic and make it possible to design circuits with millions of transistors with no errors.



**VLSI DESIGN METHODOLOGIES**

**Full Custom Design**



- Direct control of layout and device parameters
- Longer design time
- High performance
  - fast, low power, dense

**Standard Cell Design**

- Easy to implement
- Medium performance
- Limited cell library selections


**Gate Array or Programmable Logic Array Design**

- Fastest design turn around




*PROCESS TECHNOLOGY*

# Process Technology



## *PROCESS SELECTION*

It is not necessary to know all process details to do CMOS integrated circuit design. However the process determines important circuit parameters such as supply voltage and maximum frequency of operation. It also determines if devices other than PMOS and NMOS transistors can be realized such as poly-to-poly capacitors and EEPROM transistors. The number of metal interconnect layers is also part of the process definition. Starting wafer type determines if isolated n-wells or p-wells are available.





## *RIT PROCESSES*

At RIT we use the Sub-CMOS and ADV-CMOS processes for most designs. In these processes the minimum poly length is  $1\mu\text{m}$  and  $0.5\mu\text{m}$  respectively. We use scalable MOSIS design rules with  $\lambda$  equal to  $0.5\mu\text{m}$  and  $0.25\mu\text{m}$ . These processes use one layer of poly and two layers of metal.

The examples on the following pages are designs that could be made with either of the above processes. As a result the designs are generous, meaning that larger than minimum dimensions are used. For example  $\lambda = 0.5\mu\text{m}$  and minimum poly is  $2\lambda$  but designed at  $2.5\mu\text{m}$  because our poly etch is isotropic.

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.

*RIT SUB $\mu$  CMOS*

**RIT Sub $\mu$  CMOS**

150 mm wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$

$N_{n\text{-well}} = 3E16 \text{ cm}^{-3}$

$X_j = 2.5 \mu\text{m}$

$N_{p\text{-well}} = 1E16 \text{ cm}^{-3}$

$X_j = 3.0 \mu\text{m}$

LOCOS


Field  $O_x = 6000 \text{ \AA}$

$X_{ox} = 150 \text{ \AA}$

$L_{min} = 1.0 \mu\text{m}$

LDD/Side Wall Spacers

2 Layers Aluminum




Long Channel Behavior

3.3 Volt Technology



$V_T$ 's = +/- 0.75 Volt

Robust Process (always works)

Fully Characterized (SPICE)



RIT SUB $\mu$  CMOS



**RIT ADVANCED CMOS VER 150**

**RIT Advanced CMOS**

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$  or 10 ohm-cm, p

$N_{n-well} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

$N_{p-well} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

Shallow Trench Isolation

Field Ox (Trench Fill) = 4000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$

$L_{min} = 0.5 \text{ } \mu\text{m}$  ,  $L_{poly} = 0.35 \text{ } \mu\text{m}$  ,  $L_{eff} = 0.11 \text{ } \mu\text{m}$

LDD/Nitride Side Wall Spacers

TiSi<sub>2</sub> Salicide


Tungsten Plugs, CMP, 2 Layers Aluminum





Long Channel Behavior

$V_{dd} = 3.3 \text{ volts}$

$V_{to} = \pm 0.75 \text{ volts}$




RIT ADVANCED CMOS



*DIGITAL ELECTRONICS*


# Digital Electronics



*Rochester Institute of Technology*  
*Microelectronic Engineering*


# INVERTER

## SYMBOL




## TRUTH TABLE


VIN	VOUT
0	1
1	0





SWITCH





RESISTOR  
LOAD



**VOLTAGE TRANSFER CURVE**




RESISTOR  
LOAD




NML, noise margin low,  $\Delta 0 = V_{iL} - V_{oL}$   
 NMH, noise margin high,  $\Delta 1 = V_{oH} - V_{iH}$









## LTSPICE - INVERTER VTC FOR DIFFERENT RL



## LTSPICE - INVERTER FOR DIFFERENT NMOS W







**OTHER INVERTER TYPES -  $V_{OUT}$  VS  $V_{IN}$  (VTC)**




Rochester Institute of Technology  
Microelectronic Engineering

**CMOS INVERTER**



NML, noise margin low,  $\Delta 0 = V_{iL} - V_{oL}$   
 NMH, noise margin high,  $\Delta 1 = V_{oH} - V_{iH}$

*LTSPICE – CMOS INVERTER*



***INVERTER PROPERTIES***

DC Properties

Noise Margins


Current, I

Size




Transient Properties

Rise/Fall Time

Fan Out




**RISE TIME AND FALL TIME LTSPICE SIMULATION**




# NOR GATE

SYMBOL




TRUTH TABLE


VA	VB	VOUT
0	0	1
0	1	0
1	0	0
1	1	0




SWITCH



RESISTOR  
LOAD




CMOS






# NAND GATE

SYMBOL




TRUTH TABLE


VA	VB	VOUT
0	0	1
0	1	1
1	0	1
1	1	0




SWITCH



RESISTOR  
LOAD




CMOS




**OTHER LOGIC GATES**


AND




VA	VB	VOUT
0	0	0
0	1	0
1	0	0
1	1	1




OR



VA	VB	VOUT
0	0	0
0	1	1
1	0	1
1	1	1




3 INPUT AND




VA	VB	VC	VOUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

3 INPUT OR



VA	VB	VC	VOUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



## ADDITION IN BINARY

IN BASE 10

$$\begin{array}{r} 7 \\ +2 \\ \hline 9 \end{array}$$


IN BINARY

$$\begin{array}{r} 11 \quad \text{CARRY} \\ 0111 \\ 0010 \\ \hline 1001 \quad \text{SUM} \end{array}$$


0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

TRUTH TABLE  
FOR ADDITION  
RULES

A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




**AND-OR CIRCUIT REALIZATION OF SUM**




TRUTH TABLE FOR ADDITION RULES

A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




**CIRCUIT REALIZATION OF CARRY OUT (COUT)**




TRUTH TABLE FOR ADDITION RULES

A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




**FILP-FLOPS**

RS FLIP FLOP




R	S	Q
0	0	Q <sub>n-1</sub>
0	1	1
1	0	0
1	1	INDETERMINATE


D FLIP FLOP




Q=DATA IF CLOCK IS HIGH  
 IF CLOCK IS LOW Q=PREVIOUS DATA VALUE



**MASTER-SLAVE D FLIP FLOP**





NEGATED INPUT NOR IS EQUAL TO AND



A	B	$\bar{A}$	$\bar{B}$	$\overline{A \cdot B}$	OUT
0	0	1	1	1	0
0	1	1	0	1	0
1	0	0	1	1	0
1	1	0	0	0	1


**ALL NOR MASTER SLAVE D FLIP FLOP**






## *EQUAVILANT REALIZATIONS*

AND-OR realizations are easily derived from truth table description of a circuits performance. Replacing the AND and OR gates with all NOR gates is equivalent. Replacing the AND and OR gates with all NAND gates is equivalent.






**CIRCUIT REALIZATION FOR XOR**




Exclusive OR  
XOR

VA	VB	VOUT
0	0	0
0	1	1
1	0	1
1	1	0



*LAYOUT*

# Layout Design Rules




## *LAMBDA BASED DESIGN RULES*

The design rules may change from foundry to foundry or for different technologies. So to make the design rules generic the sizes, separations and overlap are given in terms of numbers of lambda ( $\lambda$ ). The actual size is found by multiplying the number by the value for lambda for that specific foundry.


For example:

RIT PMOS process  $\lambda = 10 \mu\text{m}$  and minimum metal width is  $3 \lambda$  so that gives a minimum metal width of  $30 \mu\text{m}$ . The RIT SUB-CMOS process has  $\lambda = 0.5 \mu\text{m}$  and the minimum metal width is also  $3 \lambda$  so minimum metal is  $1.5 \mu\text{m}$  but if we send our CMOS designs out to industry  $\lambda$  might be  $0.25 \mu\text{m}$  so the minimum metal of  $3 \lambda$  corresponds to  $0.75 \mu\text{m}$ . In all cases the design rule is the minimum metal width =  $3 \lambda$




## DESIGN RULES

We will use a modified version of the MOSIS TSMC 0.35 2P 4M design rules. Eventually we hope to be compatible with MOSIS but new process technology needs to be developed at RIT to do that (PECVD Tungsten, 4 layer metal). We use one layer of poly and two layers of metal. We will use the same design layer numbers with additional layers as defined on the following pages for manufacturing/maskmaking enhancements. Many of the designs will use minimum drawn poly gate lengths of  $2\mu\text{m}$  where circuit architecture is the main purpose of the design. Minimum size devices (Drawn Poly =  $0.5\mu\text{m}$ , etc.) are included to develop manufacturing process technology. These transistors ( $0.5\mu\text{m}$  drawn) yield  $0.35\mu\text{m}$   $L_{\text{eff}}$  and are equivalent to the TSMC  $0.35\mu\text{m}$  transistors.



**LAMBDA, Lmin, Ldrawn, Lmask, Lpoly, Lint, Leff, L**



Internal Channel Length,  $L_{int}$  = distance between junctions, including under diffusion  
 Effective Channel Length,  $L_{eff}$  = distance between space charge layers,  $V_d = V_s = 0$   
 Channel Length,  $L$ , = distance between space charge layers, when  $V_d =$  what it is  
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

## MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

<http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes>

### MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M\_SUBM

This is the layer map for the technology codes SCN4M and SCN4M\_SUBM using the MOSIS Scalable CMOS layout rules (SCMOS), and only for SCN4M and SCN4M\_SUBM. For designs that are laid out using other design rules (or technology codes), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M\_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, [section 2.4](#)).

Fabricated on [TSMC](#), [AMIS](#), and [Agilent/HP](#) 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
<u>N_WELL</u>	42	CWN		1	
<u>ACTIVE</u>	43	CAA		2	
<u>THICK_ACTIVE</u>	60	CTA		24	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>POLY</u>	46	CPG		3	
<u>SILICIDE_BLOCK</u>	29	CSB		20	Optional for Agilent/HP; not available for AMI
<u>N_PLUS_SELECT</u>	45	CSN		4	
<u>P_PLUS_SELECT</u>	44	CSP		4	
<u>CONTACT</u>	25	CCC	CCG	5, 6, 13	
<u>POLY_CONTACT</u>	47	CCP		5	Can be replaced by CONTACT
<u>ACTIVE_CONTACT</u>	48	CCA		6	Can be replaced by CONTACT
<u>METAL1</u>	49	CM1	CMF	7	
<u>VIA</u>	50	CV1	CVA	8	
<u>METAL2</u>	51	CM2	CMS	9	
<u>VIA2</u>	61	CV2	CVS	14	
<u>METAL3</u>	62	CM3	CMT	15	
<u>VIA3</u>	30	CV3	CVT	21	
<u>METAL4</u>	31	CM4	CMQ	22	
<u>GLASS</u>	52	COG		10	
<u>PADS</u>	26	XP			Non-fab layer used to highlight pads
Comments	--	CX			Comments

TSMC	0.35 micron 2P4M (4 Metal Polycided, 3.3 V/5 V)	0.25	SCN4ME
------	--	------	--------

#### General Information

[About MOSIS](#)  
[Products](#)  
[Processes](#)  
[Prices](#)  
[Support](#)  
[User Group](#)  
[Events](#)  
[Job Openings](#)  
[News](#)

#### Work with MOSIS

[Overview](#)  
[Getting Started](#)  
[Design and Test](#)

#### Requests

[Run Status](#)  
[Project Status](#)  
[Test Data](#)

#### Docs and Forms


[Documents](#)  
[Forms/Agreements](#)  
[Web Forms](#)

#### Quick Reference

[New Users](#)  
[Experienced Users](#)  
[Purchasing Agents](#)  
[Design and Test](#)  
[Academic Institutions](#)  
[Export Program](#)  
[Submit A Project](#)

#### Search MOSIS

Search



**MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS**

<b>MASK LAYER NAME</b>	<b>MENTOR NAME</b>	<b>GDS #</b>	<b>COMMENT</b>
<b>N WELL</b>	<b>N_well.i</b>	<b>42</b>	
<b>ACTIVE</b>	<b>Active.i</b>	<b>43</b>	
<b>POLY</b>	<b>Poly.i</b>	<b>46</b>	
<b>N PLUS</b>	<b>N_plus_select.i</b>	<b>45</b>	
<b>P PLUS</b>	<b>P_plus_select.i</b>	<b>44</b>	
<b>CONTACT</b>	<b>Contact.i</b>	<b>25</b>	<b>Active_contact.i 48</b> <b>poly_contact.i 47</b>
<b>METAL1</b>	<b>Metal1.i</b>	<b>49</b>	
<b>VIA</b>	<b>Via.i</b>	<b>50</b>	
<b>METAL2</b>	<b>Metal2.i</b>	<b>51</b>	
<b>VIA2</b>	<b>Via2.i</b>	<b>61</b>	<b>Under Bump Metal</b>
<b>METAL3</b>	<b>Metal3.i</b>	<b>62</b>	<b>Solder Bump</b>

These are the main design layers up through metal two





***MORE LAYERS USED IN MASK MAKING***

<b>LAYER</b>	<b>NAME</b>	<b>GDS</b>	<b>COMMENT</b>
	<b>cell_outline.i</b>	<b>70</b>	<b>Not used</b>
	<b>alignment</b>	<b>81</b>	<b>Placed on first level mask</b>
	<b>nw_res</b>	<b>82</b>	<b>Placed on nwell level mask</b>
	<b>active_lettering</b>	<b>83</b>	<b>Placed on active mask</b>
	<b>channel_stop</b>	<b>84</b>	<b>Overlay/Resolution for Stop Mask</b>
	<b>pmos_vt</b>	<b>85</b>	<b>Overlay/Resolution for Vt Mask</b>
	<b>LDD</b>	<b>86</b>	<b>Overlay/Resolution for LDD Masks</b>
	<b>p plus</b>	<b>87</b>	<b>Overlay/Resolution for P+ Mask</b>
	<b>n plus</b>	<b>88</b>	<b>Overlay/Resolution for N+ Mask</b>
	<b>tile_exclusion</b>	<b>89</b>	<b>Areas for no STI tiling</b>

These are the additional layers used in layout and mask making

# MOSIS LAMBDA BASED DESIGN RULES


<http://www.mosis.com/design/rules/>



Rocheste  
Microele

## MOSIS LAMBDA BASED DESIGN RULES


<http://www.mosis.com/design/rules/>



MOSIS Educational Program

Instructional Processes Include:  
AMI  $\lambda = 0.8 \mu\text{m}$  SCMOS Rules  
AMI  $\lambda = 0.35 \mu\text{m}$  SCMOS Rules


Research Processes:  
go down to poly length of 65nm



## *MOSIS REQUIREMENTS*


MOSIS requires that projects have successfully passed LVS (Layout Versus Schematic) and DRC (Design Rule Checking). The MENTOR tools for LVS and DRC (as they are set up at RIT) require separate N-select and P-select levels in order to know an NMOS transistor from a PMOS transistor. Although either an N-well, P-well or both will work for a twin well process, we have set up our DRC to look for N-well. (Also since we use a p-type starting wafer we can not have isolated p-wells but we can have isolated n-wells, thus drawing separate n-wells can be useful for some circuit designs.)

<http://www.mosis.com>



*LAYOUT*

# Digital Circuit Layout



## ***DIGITAL CIRCUITS***

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.

### Primitive Cells


INVERTER, NAND2,3,4, NOR2,3,4, NULL

### Basic Cells


XOR, MUX, DEMUX, ENCODER, DECODER  
FULL ADDER, FLIP FLOPS

### Macro Cells


BINARY COUNTER  
SRAM



LAYOUT - GATE ARRAY




Green is Active  
Dashed Yellow is N-Well  
Red is Poly  
Blue is Metal-One  
Pink is Metal-Two  
White is Contact Cut  
Yellow is Via  
P and N select not shown





## *LAYOUT DETAILS FOR GATE ARRAY*

1. Cells are separated from adjacent cells by off transistors
2. Well contacts are made at each of the off transistors
3. Metal-two connects thru Via to Metal-one
4. Metal-one connects thru Contact Cuts to active and Poly
5. Inputs and Outputs connections are made vertically with Metal-two
6. Routing channels exist above and below the gate array and contain horizontal metal-one interconnects between cells, with Via to Metal-two.
7. The NULL cell at the end of the gate array row satisfy design rules for extension of well beyond active, etc. It also provides a vertical routing channel which may be useful in constructing macro cells.





# INVERTER





CMOS


TRUTH TABLE

VIN	VOUT
0	1
1	0




Rochester Institute of Technology  
Microelectronic Engineering



$W = 40 \mu\text{m}$   
 $L_{\text{drawn}} = 2.5 \mu\text{m}$   
 $L_{\text{poly}} = 1.0 \mu\text{m}$   
 $L_{\text{eff}} = 0.35 \mu\text{m}$




*PRIMITIVE CELLS*



Institute  
Electronic En

*PRIMITIVE CELLS WITH PADS*




INV/NOR4


NOR3/NAND2

NOR2/NAND3

INV/NAND4



**BASIC DIGITAL CELLS WITH PADS**



Multiplexer


XOR

Full Adder


Encoder

Decoder

Demux






Edge Triggered D FF



JK FF


# 4 TO 1 MULTIPLEXER





Rochester Institute of Technology  
Microelectronic Engineering

*BASIC CELL XOR*


Input A





XOR



*XOR*






*FULL ADDER*








# 1 TO 4 DEMULTIPLEXER




Rochester Institute of Technology  
Microelectronic Engineering

# DECODER



Rochester Institute of Technology  
Microelectronic Engineering




# ENCODER





Digital Encoder

A	B	C	D	Q0	Q1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1



512 inputs can be coded into 9 lines which is a more dramatic benefit



# EDGE TRIGGERED D TYPE FLIP FLOP





Inputs		Outputs	
D	C	Q*	Q̄*
0	↑	0	1
1	↑	1	0
X	0	Q	Q̄
X	1	Q	Q̄




Rochester Institute of Technology  
Microelectronic Engineering


# JK FLIP FLOP



Positive Edge Triggered JK FF





Inputs			Outputs	
J	K	C	Q*	Q̄*
0	0	↑	Q	Q̄
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	Q̄	Q
X	X	0	Q	Q̄
X	X	1	Q	Q̄




# T-TYPE FLIP-FLOP

## TOGGLER FLIP FLOP



**Q:** Toggles High and Low with Each Input

T	Q <sub>n-1</sub>	Q
0	0	0
0	1	1
1	0	1
1	1	0



# BINARY COUNTER USING T TYPE FLIP FLOPS

State Table for Binary Counter

Present State			Next State			F-F Inputs		
A	B	C	A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

T	Q <sub>n-1</sub>	Q
0	0	0
0	1	1
1	0	1
1	1	0

TOGGLE FLIP FLOP

BC	A	0	1
00	0	0	0
01	0	0	0
11	1	1	1
10	0	0	0


T<sub>A</sub>

BC	A	0	1
00	0	0	0
01	1	1	1
11	1	1	1
10	0	0	0


T<sub>B</sub>

BC	A	0	1
00	1	1	1
01	1	1	1
11	1	1	1
10	1	1	1



T<sub>C</sub>



Input Pulses




**3-BIT BINARY COUNTER WITH D FLIP FLOPS**






*MACROCELLS*


Binary Counter  
SRAM






# 3-BIT BINARY COUNTER/SHIFT REGISTER






Binary Counter  
Serial Output  
Asynchronous Reset  
Count Up Enable  
Shift Out Clock Input  
Count Up Clock Input  
Start Bit and Stop Bit





**ADDITIONAL CIRCUITRY TO RESET, SHIFT, COUNT**



# 8-BIT BINARY COUNTER




**8-BIT BINARY COUNTER WITH PADS**



*MASKMAKING*

# Maskmaking




## *FILE FORMATS*


Mentor- ICGraph files (filename.iccel), all layers, polygons with up to 200 vertices

GDS2- CALMA files (old IC design tool) (filename.gds), all layers, polygons







MEBES- files for electron beam maskmaking tool, each file one layer, trapezoids only









# RIT SUB-CMOS PROCESS



N-type Substrate 10 ohm-cm




11 PHOTO LEVELS







# RIT ADVANCED CMOS



**12 PHOTO LEVELS + 2 FOR EACH ADDITIONAL METAL LAYER**



## *OTHER MASKMAKING FEATURES*

Fiducial Marks-marks on the edge of the mask used to align the mask to the stepper

Barcodes

Titles


Alignment Keys- marks on the wafer from a previous level used for wafer alignment

CD Resolution Targets- lines and spaces

Overlay Verniers- structures that allow measurement of x and y overlay accuracy


Tiling

Optical Proximity Correction (OPC)



## REFERENCES

1. Silicon Processing for the VLSI Era, Volume 1 – Process Technology, 2<sup>nd</sup>, S. Wolf and R.N. Tauber, Lattice Press.
2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.
3. MOSIS Scalable CMOS Design Rules for Generic CMOS Processes, [www.mosis.org](http://www.mosis.org), and <http://www.mosis.com/design/rules/>



***HOMEWORK – INTRO TO VLSI***

1. Do a SPICE simulation to obtain the VTC for the inverter shown on page 16. Let the load resistor be 10K, the NMOS transistor SPICE model RITSUBN7,  $L=1\mu$  and  $W=40\mu$ . Extract  $V_{oh}$ ,  $V_{ol}$ ,  $V_{il}$ ,  $V_{iH}$ ,  $V_{inv}$ , Noise Margin Low, Noise Margin High and Maximum current.
2. Do a SPICE simulation to obtain the VTC for the inverter shown on page 20. Let the NMOS and PMOS transistor SPICE model RITSUBN7 and RITSUBP7,  $L=1\mu$  and  $W=40\mu$ . Extract  $V_{oh}$ ,  $V_{ol}$ ,  $V_{il}$ ,  $V_{iH}$ ,  $V_{inv}$ , Noise Margin Low, Noise Margin High and Maximum current.
3. Do a SPICE simulation to obtain the RISE TIME and FALL TIME for the inverter in problem 2 with a load capacitance equal to a fan out of 5 gates.
4. Show that the XOR realized with AND and OR gates is equivalent to an all NAND gate realization.

