ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Combinatorial and Sequential CMOS Circuits

Dr. Lynn Fuller

Webpage: <u>http://people.rit.edu/lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive

Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041

Email: <u>Lynn.Fuller@rit.edu</u> Department webpage: <u>http://www.microe.rit.edu</u>

10-31-2014 Combinational_Sequential_Circuits.ppt

Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

ADOBE PRESENTER

This PowerPoint module has been published using Adobe Presenter. Please click on the Notes tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the play arrow or pressing the page down key.

Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

OUTLINE

Inntroduction VTC of NAND and NOR CMOS AND-OR-INVERT Gate XOR and XNOR Encoder, Decoder, Multiplexer, Demultiplexer Set-Reset Latch Flip-Flop Power Dissipation Energy and Delay References Homework

Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

INTRODUCTION

In this module we want to look at combining transistors to make CMOS logic gates. In general we want the logic gate to function correctly for static operation, we want the noise margin to be similar to that of the CMOS inverter and the speed at which the gate operates to be similar to that of the CMOS inverter.


Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller


CMOS NOR AND NAND

The design guideline is that the logic gate under consideration should have the same rise time and fall time as the inverter (after we adjusted the inverter for equal rise time and fall time. Assume L's are the same. $(W/L)_{pullup} = \sim 1.5 (W/L)_{pulldown}$ based on mobility only




Combinatorial and Sequential Logic

VTC FOR CMOS NOR AND NAND




VTC FOR 3-INPUT NAND

The three NMOS transistors each have different source to substrate voltages which will change the threshold voltage of those transistors and as a result will change the VTC depending on which transistors are switching. This causes a horizontal shift in the VTC.



3-INPUT NAND




Vout1 has M2 and M3 NMOS on and M1 NMOS switching Vout2 has M1 and M2 NMOS on and M3 NMOS switching Other combinations are also possible.

© October 31, 2014 Dr. Lynn Fuller

FAN IN AND FAN OUT CONSIDERATIONS


Fan in refers to the number of inputs to a gate. It is common to have up to 8 inputs. In CMOS this implies that there are 8 transistors in parallel and 8 transistors in series. The 8 in parallel is not necessarily a problem but the 8 in series is because of the body effect on the threshold voltage of some of the transistors if they are all in the same well (at Vss or Vdd for p-well or n-well respectively)



© October 31, 2014 Dr. Lynn Fuller


FAN OUT CONSIDERATIONS

Fan out refers to the number of gates connected to the output of a gate. Each gate adds more capacitance to be charged or discharged during switching which has implications on rise time, fall time and gate delay. The size (W and L) of the MOSFETS can be made to keep the gate delay small.




PSEUDO – CMOS

There are situations where we want a large number of inputs. Rather than have CMOS where there will be many transistors in series (which will not work) we can use a single PMOS/NMOS transistor that is always on.







OTHER BASIC LOGIC GATE REALIZATIONS


Enhancement Load V++ Gate Enhancement Load Depletion Load Pseudo CMOS NAND, NOR CMOS AND-OR-INVERT Gate Generalized Complex CMOS Gate More Complex Gates, XOR, MUX, Encoder, Decoder, etc.

Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

CMOS AND-OR-INVERT GATE




Rochester Institute of Technology

Microelectronic Engineering


© October 31, 2014 Dr. Lynn Fuller

GENERALIZED COMPLEX GATE




EXCLUSIVE OR (XOR) DESIGN EXAMPLE


Functional Description – This digital logic circuit returns a true (high) value when one of two inputs is high and returns a false (zero) otherwise.



GATE LEVEL SIMULATION OF XOR - AND/OR



NOR CIRCUIT REALIZATION FOR XOR




Rochester Institute of Technology

Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

GATE LEVEL SIMULATION OF XOR – ALL/NOR




TRANSISTOR LEVEL SIMULATION OF XOR – ALL/NOR

- 8 ×

J LTspice IV - xor-Transistor-Level.asc


<u>File E</u>dit Hjerarchy <u>View Simulate T</u>ools <u>W</u>indow <u>H</u>elp

🔨 xor-Transistor-Level.asc 🔛 xor-Transistor-Level.raw




BASIC CELL XOR


Input A



LAYOUT FOR XOR




BASIC DIGITAL CELLS WITH PADS




Decoder


Demux

Multiplexer XOR Full Adder Encoder





4 TO 1 MUX - GATE LEVEL SIMULATION




Combinatorial and Sequential Logic


ADDITION IN BINARY


				٦					
IN BASE 10		0	0000	TRUTH TABLE					
		1	0001		FOR ADDITION				
7		2	0010		RULES				
+2		3	0011			1101			
	· -	4	0100	A	В	CIN	SUM	COUT	
					D		SUM	COUT	
	9	5	0101	0	0	0	0	0	
		6	0110	0	0	1	1	0	
IN BINARY		7	0111	0	1	0	1	0	
		8	1000		1	1	0	1	
11	CARRY	9	1001		0	0	1	0	
0111	•••••	10	1010		-	-			
					0	1	0	1	
0010		11	1011	1	1	0	0	1	
		12	1100	1	1	1	1	1	
1001	SUM	13	1101	-	•	•	•		
		14	1110						
		15	1111						
7		15	1111						
Rochester Institute of Technology									
Microelectronic Engineering									
© October 31, 2014 Dr. Lynn Fuller Page 26									

AND-OR CIRCUIT REALIZATION OF SUM




CIRCUIT REALIZATION OF CARRY OUT (COUT)







1 TO 4 DEMULTIPLEXER





DECODER







Rochester Institute of Technology Microelectronic Engineering














CMOS CLOCKED DATA LATCH USING AND-OR-INV





© October 31, 2014 Dr. Lynn Fuller

EDGE TRIGGERED D TYPE FLIP FLOP




© October 31, 2014 Dr. Lynn Fuller

Page 37




JK FLIP FLOP




T-TYPE FILP-FLOP

TOGGEL FLIP FLOP



Q: Toggles High and Low with Each Input




Rochester Institute of Technology Microelectronic Engineering


© October 31, 2014 Dr. Lynn Fuller


Page 39

BINARY COUNTER USING T TYPE FLIP FLOPS





3-BIT BINARY COUNTER WITH D FLIP FLOPS







INVERTER WITH HYSTERESIS








CMOS INVERTER WITH HYSTERESIS



OSCILLATOR CMOS INVERTER WITH HYSTERESIS



REFERNCES

- 1. Hodges Jackson and Saleh, Analysis and Design of Digital Integrated Circuits, Chapter 4.
- 2. Sedra and Smith, Microelectronic Circuits, Sixth Edition, Chapter 13.
- 3. Dr. Fuller's Lecture Notes, <u>http://people.rit.edu/lffeee</u>

Rochester Institute of Technology


Microelectronic Engineering

© October 31, 2014 Dr. Lynn Fuller

Page 48

HOMEWORK – LOGIC

- 1. Design a pseudo NMOS NAND gate. Use 1um technology. Show it will work using SPICE.
- 2. Look up the data sheet for the MM74C14 CMOS inverter with hystersis. Design a 10 Khz oscillator.
- 3. Use SPICE (transistor level) to simulate the 1 to 4 Demultiplexer.
- 4. Use SPICE (transistor level) to simulate the positive edge triggered D-type Flip-Flop.
- 5. Use SPICE to simulate a CMOS RC Oscillator with Buffers.



Rochester Institute of Technology

Microelectronic Engineering

SPICE MODELS FOR MOSFETS

*SPICE MODELS FOR RIT DEVICES - DR. LYNN FULLER 4-10-2014 *LOCATION DR.FULLER'S WEBPAGE - http://people.rit.edu/lffeee/CMOS.htm *

```
*Used in Electronics II for CD4007 inverter chip

*Note: Properties L=1u W=200u

.MODEL RIT4007N7 NMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7

+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

*
```

*Used in Electronics II for CD4007 inverter chip *Note: Properties L=1u W=200u .MODEL RIT4007P7 PMOS (LEVEL=7 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8 +VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7 +NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94 +CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 +CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)

SPICE MODELS FOR MOSFETS

*Used for ALD1103 chips *Note: Properties L=10u W=880u .MODEL RITALDN3 NMOS (LEVEL=3 +TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7 +U0= 1215 VTO=0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5 +NSUB=1.57E16 XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11 +CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4) *

*Used for ALD1103 chips *Note: Properties L=10u W=880u .MODEL RITALDP3 PMOS (LEVEL=3 +TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7 +U0=550 VTO=-0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5 +NSUB=1.57E16 XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11 +CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)

Rochester Institute of Technology

Microelectronic Engineering

SPICE MODELS FOR MOSFETS

```
*4-4-2013 LTSPICE uses Level=8
*For RIT Sub-CMOS 150 process with L=2u
.MODEL RITSUBN8 NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8
+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
*4-4-2013 LTSPICE uses Level=8
*For RIT Sub-CMOS 150 process with L=2u
.MODEL RITSUBP8 PMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8
+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7
+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```

SPICE MODELS FOR MOSFETS

* From Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology .MODEL RITSUBN7 NMOS (LEVEL=7 +VERSION=3.1 CAPMOD=2 MOBMOD=1 +TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8 +VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7 +NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95 +CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5 +CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10) *

```
*From Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology
.MODEL RITSUBP7 PMOS (LEVEL=7
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8
+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7
+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```

Rochester Institute of Technology

Microelectronic Engineering

SPICE MODELS FOR MOSFETS

```
*4-4-2013 LTSPICE uses Level=8
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSN NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
*4-4-2013 LTSPICE uses Level=8
* From Electronics II EEEE482 FOR ~100nm Technology
.model EECMOSP PMOS (LEVEL=8
+TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=-0.4 U0= 100 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
      Rochester Institute of Technology
      Microelectronic Engineering
```