ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

CMOS Integrated Circuit Test Results

Dr. Lynn Fuller, Ellen Sedlack

Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

Dr. Fuller's Webpage: <u>http://www.rit.edu/~lffeee</u> Email: <u>Lynn.Fuller@rit.edu</u> Dept Webpage: <u>http://www.microe.rit.edu</u>

Rochester Institute of Technology


Microelectronic Engineering

1-16-2009 CMOS_IC_Test.ppt

© January 16, 2009 Dr. Lynn Fuller

OUTLINE


Layout Summary of Completed Factory Wafers **Ring Oscillator Operational Amplifier** Two Phase Non-Overlapping Clock 2-Input NAND 2-Input NOR 3-Input NAND 3-Input NOR Full Adder 1 to 4 DeMUX 4 to 1 MUX Voltage Doubler



Rochester Institute of Technology

Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller




SUMMARY OF COMPLETED FACTORY WAFERS

Lot No.	Product	Process	Wafer IDs	Vtn	Vtp	Comments
S030123	TESTCHIP	SUBCMOS				
S030922	MIXED	SUBCMOS	D2	2.6	None	suspect mask error for pmos
S030922	MIXED	SUBCMOS	D3	2	None	suspect mask error for pmos
S031013	MIXED	SUBCMOS	D2	1.26	None	suspect mask error for pmos
S040518	TESTCHIP	ADV				
S040318	TESTCHIP	ADV				
S040322	TESTCHIP	SMFL				
S040615	TESTCHIP	SMFL				
S040906	TESTCHIP	ADV				
S041004	MIXED	SUBCMOS	D1	0.7	-0.67	Metal Adhesion Poor
S050401	DAC	SMFL				
S050408	MIXED	SUBCMOS	D2	1.05	-0.89	
S050907	DAC	SMFL				
S051201	TESTCHIP	SMFL]
S051205	TESTCHIP	SMFL				
S070125	DAC	SMFL				
S070201	MIXED	SUBCMOS	D2	0.86	-0.88	
S070201	MIXED	SUBCMOS	D1	0.984	None	
S070208	TESTCHIP	SMFL				
S070910	MIXED	SUBCMOS	D1	0.4	-1.4	
S070910	MIXED	SUBCMOS	D3	0.6	-1.4	
S071001	MIXED	SUBCMOS	D1	0.94	-0.98	lot number not visible
S071001	MIXED	SUBCMOS	D2	0.76	-0.97	lot number not visible
S071001	MIXED	SUBCMOS	D3	1.82	None	lot number not visible



We tested all of the MIXED SUBCMOS lots that were completed in the last several years and found the NMOS and PMOS threshold voltages for the 2um transistors. Seven of the nine wafers completed had


© January 16, 2009 Dr. Lynn Fuller



RING OSCILLATOR

No buffer 17 Stage L/W = 4/16Vdd = 5V

td = gate delay= 90ns/2/17 = 2.6ns




Rochester Institute of Technology Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

RING OSCILLATOR

4x buffer

SMFL CMOS Process




73 Stage Ring at 5V, td = 0.712ns

Rochester Institute of Technology


Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller







73 Stage Ring at 6V, td = 0.228ns



OPERATIONAL AMPLIFIER



© January 16, 2009 Dr. Lynn Fuller




© January 16, 2009 Dr. Lynn Fuller

AC TEST RESULTS

	CTRONIC E		CHNOLOGY RING			LFF OPAN	1P.XLS FIL	E3B				
LOT F9603	19 OPAMP	TEST RE	SULTS - 1-29	9-97								
Frequency	Gain	Vout	Vin									
hZ	dB	V	mV			(Dp Amp Fr	equency	Response	2		
1	73.9794	10	2				sh yunb i i		-			
5	73.53387	9.5	2					G	ЪЬ =	= 30(),000	0 Hz
100	73.33036	9.28	2	80								
200	70.31748	6.56	2	70	*	•	•					
300	67.53154	4.76	2									
400	65.48316	3.76	2	60								
500	63.97314	3.16	2	50			•					
600	62.41148	2.64	2									
	61.51094	2.38	2	≞ ⁴⁰								
	60.34067	2.08	2	B B B B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B C B	-							
	59.46256	1.88	2	Ga					•			
	58.68997	1.72	2	20					•			
1100	58.0618	1.6	2	10								
	57.50123	1.5	2	0								
	57.14665	1.44	2	0								
1400	56.5215	1.34	2	-10								
1500	56.1236	1.28	2	-20		1 1 1 1 1 1 1 1 1						
1600		1.2	2	-20	1 1) 100	1000	10000	100000	1000000	10000000	
50000	20	0.02	2			, 100			100000	100000		
500000	0	0.002	2				Freque	ency Hz				
10000000	-20	0.0002	2				1					
<u> </u>	I		of Technolog	7V		1	L		1			I
		ctronic En				-						
7		210	g									
					2009 Dr.				Page 1			

CMOS OPERATIONAL AMPLIFIER


SUB-CMOS Process




Rochester Institute of Technology

Microelectronic Engineering


© January 16, 2009 Dr. Lynn Fuller




© January 16, 2009 Dr. Lynn Fuller





LAYOUT OF TWO PHASE CLOCK



TWO PHASE NON OVERLAPPING CLOCK









© January 16, 2009 Dr. Lynn Fuller

CMOS 2 INPUT NAND






CMOS 3-INPUT NAND

Rochester Institute of Technology Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

CMOS 3-INPUT NOR




Rochester Institute of Technology Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller



FULL ADDER DESIGN




FULL ADDER BROKEN VDD CONNECTION

4 TO A HER **Broken Vdd Connections Rochester Institute of Technology** Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

FULL ADDER TEST RESULTS





Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

FULL ADDER MISSING N-SELECT ON SOME INVERTERS

Vdd Connection Broken Missing N-Select Gnd NMOS PMOS Vdd **N-SELECT**






© January 16, 2009 Dr. Lynn Fuller

DISCUSSION ON N-SELECT AND P-SELECT


The designer needs only one of n-select or p-select to make the masks needed for CMOS. The design rule checkers can also be made to work with only one of the two select layers. At RIT we use both n-select and p-select in the design to make the design rule checks easier to implement. Thus at RIT both should be available for making the masks. On the next page you find that both n-select and p-select are used in making the masks for the sub-micron CMOS process. On the following page you see that only p-select is used to make the masks. It does not matter how it is done but it has to be done correctly.




Rochester Institute of Technology


Microelectronic Engineering

RIT SUB-CMOS PROCESS







1 TO 4 DEMUX DESIGN



MISSING P-SELECT ON SOME NOR GATES



1 TO 4 DEMUX TEST RESULTS



Missing p-Select on some 3-NORs


Rochester Institute of Technology

Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller



4 to 1 MUX




Missing Vdd Pad


Rochester Institute of Technology

Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

VOLTAGE DOUBLER





© January 16, 2009 Dr. Lynn Fuller

VOLTAGE DOUBLER TEST RESULTS

Rochester Institute of Technology

Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller

REFERENCES



Rochester Institute of Technology

Microelectronic Engineering

© January 16, 2009 Dr. Lynn Fuller