ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

CMOS VLSI DESIGN

Dr. Lynn Fuller

Webpage: <u>http://people.rit.edu/~lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: <u>Lynn.Fuller@rit.edu</u> Department webpage: <u>http://www.microe.rit.edu</u>


Rochester Institute of Technology Microelectronic Engineering

12-26-2010 cmosvlsi2011.ppt

© December 26, 2011 Dr. Lynn Fuller

OUTLINE

Design Approach Process Technology MOSIS Design Rules Primitive Cells, Basic Cells, Macro Cells Projects Maskmaking References Homework




Rochester Institute of Technology Microelectronic Engineering

© December 26, 2011 Dr. Lynn Fuller


THE NEED FOR CAD


With millions of transistors per chip it is impossible to design with no errors without computers to check layout, circuit performance, process design, etc.





Rochester Institute of Technology Microelectronic Engineering

© December 26, 2011 Dr. Lynn Fuller










© December 26, 2011 Dr. Lynn Fuller


RIT SUBµ CMOS

RIT Subµ CMOS


150 mm wafers Nsub = 1E15 cm-3 Nn-well = 3E16 cm-3 Xj = 2.5 μ m Np-well = 1E16 cm-3 Xj = 3.0 μ m LOCOS Field Ox = 6000 Å Xox = 150 Å Lmin= 1.0 μ m LDD/Side Wall Spacers 2 Layers Aluminum





Rochester Institute of Technology Microelectronic Engineering




© December 26, 2011 Dr. Lynn Fuller









MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

General Information

About MOSIS Products Processes Prices Support User Group Events Job Openings News

Work with MOSIS

Overview Getting Started Design and Test

Requests

<u>Run Status</u> <u>Project Status</u> <u>Test Data</u>

Docs and Forms Documents Forms/Agreements Web Forms

Quick Reference

New Users Experienced Users Purchasing Agents Design and Test Academic Institutions Export Program Submit A Project

Search MOSIS

Search

http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M SUBM

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (<u>SCMOS</u>), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or <u>technology</u> <u>codes</u>), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, <u>section 2.4</u>).

Fabricated on <u>TSMC</u>, <u>AMIS</u>, and <u>Agilent/HP</u> 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes			
N WELL	42	CWN		1				
ACTIVE	43	CAA		<u>2</u>				
THICK ACTIVE	60	СТА		<u>24</u>)ptional for TSMC; not available for Agilent/HP i	nor AMIS		
POLY	46	CPG		<u>3</u>				
SILICIDE BLOCK	29	CSB		<u>20</u>	ptional for Agilent/HP; not available for AMI			
N PLUS SELECT	45	CSN		<u>4</u>				
<u>P PLUS SELECT</u>	44	CSP		<u>4</u>				
<u>CONTACT</u>	25	\mathbf{ccc}	CCG	<u>5, 6, 13</u>				
POLY CONTACT	47	ССР		5 Can be replaced by CONTACT				
ACTIVE CONTACT	48	CCA		<u>6</u> Can be replaced by CONTACT				
METAL1	49	CM1	CMF	Z				
VIA	50	CV1	CVA	<u>8</u>				
METAL2	51	CM2	CMS	<u>9</u>	· · · · · · · · · · · · · · · · · · ·	-		
VIA2	61	CV2	CVS	<u>14</u>	TSMC 0.35 micron	0.25	:5 <u>SC</u>	SCN4ME
METAL3	62	СМЗ	CMT	<u>15</u>	2P4M (4 Metal			
VIA3	30	CV3	CVT	<u>21</u>	Polycided, 3.3			
METAL4	31	CM4	CMQ	<u>22</u>	V/5 V)			
<u>GLASS</u>	52	COG		<u>10</u>	iiiii			
PADS	26	ХР			ion-fab layer used to highlight pads			
Comments		сх			comments			
© Dece	emb	er 2	6, 2011 Dr.	Lvnn I	uller Page 13			

MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	

Rochester Institute of Technology

Microelectronic Engineering


© December 26, 2011 Dr. Lynn Fuller

MORE LAYERS USED IN MASK MAKING

LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask

Rochester Institute of Technology Microelectronic Engineering

© December 26, 2011 Dr. Lynn Fuller



LAMBDA BASED DESIGN RULES


The design rules may change from foundry to foundry or for different technologies. So to make the design rules generic the sizes, separations and overlap are given in terms of numbers of lambda (λ). The actual size is found by multiplying the number by the value for lambda for that specific foundry.


For example:

RÎT PMOS process $\lambda = 10 \ \mu m$ and minimum metal width is 3 λ so that gives a minimum metal width of 30 μm . The RIT SUB-CMOS process has $\lambda = 0.5 \ \mu m$ and the minimum metal width is also 3 λ so minimum metal is 1.5 μm but if we send our CMOS designs out to industry λ might be 0.25 μm so the minimum metal of 3 λ corresponds to 0.75 μm . In all cases the design rule is the minimum metal width = 3 λ

> Rochester Institute of Technology Microelectronic Engineering


> > © December 26, 2011 Dr. Lynn Fuller





MOSIS LAMBDA BASED DESIGN RULES


http://www.mosis.com/design/rules/



MOSIS Educational Program

Instructional Processes Include: AMI $\lambda = 0.8 \ \mu m$ SCMOS Rules AMI $\lambda = 0.35 \ \mu m$ SCMOS Rules

Research Processes: go down to poly length of 65nm



MOSIS REQUIREMENTS

MOSIS requires that projects have successfully passed LVS (Layout Versus Schematic) and DRC (Design Rule Checking). Our MENTOR tools for LVS and DRC (as they are set up) require separate N-select and P-select levels in order to know an NMOS transistor from a PMOS transistor. Although either an N-well, P-well or both will work for a twin well process, we have set up our DRC to look for N-well.

> Rochester Institute of Technology Microelectronic Engineering

> > © December 26, 2011 Dr. Lynn Fuller


RIT PROCESSES

At RIT we use the Sub-CMOS and ADV-CMOS processes for most designs. In these processes the minimum poly length is $1\mu m$ and $0.5\mu m$ respectively. We use scalable MOSIS design rules with lambda equal to $0.5\mu m$ and $0.25\mu m$. These processes use one layer of poly and two layers of metal.


The examples on the following pages are designs that could be made with either of the above processes. As a result the designs are generous, meaning that larger than minimum dimensions are used. For example $\lambda = 0.5\mu m$ and minimum poly is 2λ but designed at 2.5 μm because our poly etch is isotropic.


The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.


PRIMITIVE CELLS




CMOS INVERTER









MORE PRIMITIVE CELLS




MORE PRIMITIVE CELLS







XOR














EDGE TRIGGERED D FLIP FLOP
























CMOS VLSI DESIGN

8-BIT BINARY COUNTER



Rochester Institute of Technology


Microelectronic Engineering


© December 26, 2011 Dr. Lynn Fuller

Page 43


CMOS VLSI DESIGN


8-BIT BINARY COUNTER






RIT SUB-CMOS PROCESS









© December 26, 2011 Dr. Lynn Fuller

Page 48





© December 26, 2011 Dr. Lynn Fuller

Page 50