

**ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING**

CMOS Testchip 2009

**Burak Baylav, Dr. Dhireesha Kudithipudi
Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive

Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041

Email: Lynn.Fuller@rit.edu

Department webpage: <http://www.microe.rit.edu>

OUTLINE

Introduction

Process Technology

Design Rules

Chip Floor Plan

Structures for Fabrication Process and Evaluation


Sensors

Digital Circuits

Analog Circuits


Projects

References



INTRODUCTION


This document will describe a new CMOS test chip. The test chip will be used to develop CMOS process technology and to verify analog and digital circuit designs. In addition the test chip includes a variety of CMOS compatible sensors and signal processing electronics for those sensors. A section of the chip is for manufacturing process characterization and transistor parametric characterization. Other sections of the chip have basic digital and analog circuits, chip scale packaging designs and projects to evaluate various Microsystems architectures. For example a variable frequency oscillator, binary counter and shift register allows for capacitor sensor measurement and Blue-Tooth wireless transmission of data to a remote host. The test chip will be used with RIT's SUB-CMOS and ADV-CMOS processes.



RIT SUB μ CMOS


RIT Sub μ CMOS

150 mm wafers
 $N_{sub} = 1E15 \text{ cm}^{-3}$
 $N_{n\text{-well}} = 3E16 \text{ cm}^{-3}$
 $X_j = 2.5 \mu\text{m}$
 $N_{p\text{-well}} = 1E16 \text{ cm}^{-3}$
 $X_j = 3.0 \mu\text{m}$
 LOCOS
 Field $O_x = 6000 \text{ \AA}$
 $X_{ox} = 150 \text{ \AA}$
 $L_{min} = 1.0 \mu\text{m}$
 LDD/Side Wall Spacers
 2 Layers Aluminum



Long Channel Behavior


3.3 Volt Technology
 $V_T's = +/- 0.75 \text{ Volt}$
 Robust Process (always works)
 Fully Characterized (SPICE)




RIT SUB μ CMOS

NMOSFET

PMOSFET



N-type Substrate 10 ohm-cm



RIT ADVANCED CMOS VER 150

RIT Advanced CMOS

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$ or 10 ohm-cm, p

$N_{n\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

$N_{p\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

Shallow Trench Isolation

Field Ox (Trench Fill) = 4000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$

$L_{min} = 0.5 \text{ } \mu\text{m}$, $L_{poly} = 0.35 \text{ } \mu\text{m}$, $L_{eff} = 0.11 \text{ } \mu\text{m}$

LDD/Nitride Side Wall Spacers

TiSi₂ Salicide

Tungsten Plugs, CMP, 2 Layers Aluminum





Long Channel Behavior

$V_{dd} = 3.3 \text{ volts}$

$V_{to} = \pm 0.75 \text{ volts}$


RIT ADVANCED CMOS



DESIGN RULES

We will use a modified version of the MOSIS TSMC 0.35 2P 4M design rules. Eventually we hope to be compatible with MOSIS but new process technology needs to be developed at RIT to do that (PECVD Tungsten, improved lithography overlay, 4 layer metal). We plan to use one layer of poly and two layers of metal. We will use the same design layer numbers with additional layers as defined on the following pages for manufacturing/maskmaking enhancements. Many of the designs will use minimum drawn poly gate lengths of $2\mu\text{m}$ where circuit architecture is the main purpose of the design. Minimum size devices (Drawn Poly = $0.5\mu\text{m}$, etc.) are included to develop manufacturing process technology. These transistors ($0.5\mu\text{m}$ drawn) yield $0.35\mu\text{m}$ L_{eff} and are equivalent to the TSMC $0.35\mu\text{m}$ transistors.

LAMBDA, Lmin, Ldrawn, Lmask, Lpoly, Lint, Leff, L



Internal Channel Length, L_{int} = distance between junctions, including under diffusion
 Effective Channel Length, L_{eff} = distance between space charge layers, $V_d = V_s = 0$
 Channel Length, L , = distance between space charge layers, when $V_d =$ what it is
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

<http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes>

MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M_SUBM

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (SCMOS), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or technology codes), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, section 2.4).

Fabricated on TSMC, AMIS, and Agilent/HP 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

General Information

[About MOSIS](#)
[Products](#)
[Processes](#)
[Prices](#)
[Support](#)
[User Group](#)
[Events](#)
[Job Openings](#)
[News](#)

Work with MOSIS

[Overview](#)
[Getting Started](#)
[Design and Test](#)

Requests

[Run Status](#)
[Project Status](#)
[Test Data](#)

Docs and Forms

[Documents](#)
[Forms/Agreements](#)
[Web Forms](#)

Quick Reference

[New Users](#)
[Experienced Users](#)
[Purchasing Agents](#)
[Design and Test](#)
[Academic Institutions](#)
[Export Program](#)
[Submit A Project](#)

Search MOSIS


Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
<u>N_WELL</u>	42	CWN		1	
<u>ACTIVE</u>	43	CAA		2	
<u>THICK_ACTIVE</u>	60	CTA		24	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>POLY</u>	46	CPG		3	
<u>SILICIDE_BLOCK</u>	29	CSB		20	Optional for Agilent/HP; not available for AMI
<u>N_PLUS_SELECT</u>	45	CSN		4	
<u>P_PLUS_SELECT</u>	44	CSP		4	
<u>CONTACT</u>	25	CCC CCG		5, 6, 13	
<u>POLY_CONTACT</u>	47	CCP		5	Can be replaced by CONTACT
<u>ACTIVE_CONTACT</u>	48	CCA		6	Can be replaced by CONTACT
<u>METAL1</u>	49	CM1 CMF		7	
<u>VIA</u>	50	CV1 CVA		8	
<u>METAL2</u>	51	CM2 CMS		9	
<u>VIA2</u>	61	CV2 CVS		14	
<u>METAL3</u>	62	CM3 CMT		15	
<u>VIA3</u>	30	CV3 CVT		21	
<u>METAL4</u>	31	CM4 CMQ		22	
<u>GLASS</u>	52	COG		10	
<u>PADS</u>	26	XP			Non-fab layer used to highlight pads
Comments	--	CX			Comments

TSMC	0.35 micron 2P4M (4 Metal Polycided, 3.3 V/5 V)	0.25	<u>SCN4ME</u>
------	--	------	---------------

MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	
VIA2	Via2.i	61	Under Bump Metal
METAL3	Metal3.i	62	Solder Bump


These are the main design layers up through metal two



MORE LAYERS USED IN MASK MAKING










LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask
	tile_exclusion	89	Areas for no STI tiling

These are the additional layers used in layout and mask making










OTHER LAYERS

Design Layers

- N-WELL (42) 
- ACTIVE (43) 
- POLY (46) 
- P-SELECT (44) 
- N-SELECT (45) 
- CC (25) 
- METAL 1 (49) 
- VIA (50) 
- METAL 2 (51) 

Other Design Layers

- P+ Resolution (87) 
- STI Resolution (82) 
- Stop Resolution (84) 
- Vt Resolution (85) 
- Active Resolution (83) 
- N+ Resolution (88) 



MASK ORDER FORM

Rochester Institute of Technology
Microelectronic Engineering

Date:
 Requestor:

Attachment for Mask Order Form

Design Description: gdr File:

Structure Resolution	0.5	Mirror	135	Plate Size	5"x5"x0.090"
Scale Factor	5%	Rotata	none	# of levels/plate	1
Array	none				


Design Layer Name	Number	Mark Level Name	Number	Boolean Function	Comments
NWELL	1	n-well.i	42	(42 OR 81 OR 82) INVERT	Dark Field Mark
		alignment	81		
		nu_ror	82		
ACTIVE	2	active-area.i	43	(43 OR 83)	Clear Field Mark
		active-area.e	83		
STOP	3	n-well.i	42	(42 OR 84)	Clear Field Mark
		channel_stop	84		
PMOSVT	4	p_plur_select.i	44	(44 OR 85)	Dark Field Mark
		pmar_vt	85		
POLY	5	paly.i	46	none	Clear Field Mark, Bias layer 6 +0.5µm
LDD-N	6	n_plur_select.i	45	(45 OR 86) INVERT	Dark Field Mark
		LDD	86		
LDD-P	7	p_plur_select.i	44	(44 OR 86) INVERT	Dark Field Mark
		LDD	86		
N+DS	8	n_plur_select.i	45	(45 OR 88) INVERT	Dark Field Mark
		nplur	88		
P+DS	9	p_plur_select.i	44	(44 OR 87) INVERT	Dark Field Mark
		pplur	87		
CC	10	contact	25	(25 OR 87 OR 47) INVERT	Dark Field Mark
		Active_contact	48		
		Paly_contact.i	47		
METAL1	11	metall.i	49	none	Clear Field Mark
VIA	12	Via.i	50	INVERT	Dark Field Mark
METAL2	13	metal2.i	51	none	Clear Field Mark
VIA2	14	Via2	61	none	Dark Field Mark
METAL3	15	metal3	62	none	Clear Field Mark

FLOORPLAN AND HIERARCHY

CMOSTestchip2007

- Process
- Digital
 - Primitive Cells
 - Basic Cells
 - Macro Cells
- Analog & Mixed
- Projects
 - Packaging
 - MEMS
 - Project 1
 - Project2


Packaging Project	Packaging Project	Project 2 MEMS
Project 1	Analog and Mixed	Digital Macro Cells
Process & Manufacturing Structures	Sensors	Digital Cells
Alignment, Resolution, Overlay, Logo, Title		




OVERALL CHIP LAYOUT

(14800,14800)

The test chip is divided into nine cells each 5 mm by 5 mm. The cells are divided into 36 individual tiny cells each 800 μm by 800 μm in size plus 200 μm sawing streets. Most structures fit into the tiny cells including a 12 probe pad layout for probe card testing. The overall chip size is 14800 μm by 14800 μm plus 200 μm sawing street to give x and y step size of 15 mm by 15 mm.




JOHN GALT CMOS TESTCHIP




2009

4-BIT MICROPROCESSOR




Ra
M

ANALOG TO DIGITAL CONVERTER



Roc
Mic

TINY CELL



800μm by 800μm

$$36 \times 9 = 324$$

STRUCTURES FOR FAB PROCESS & EVALUATION

Alignment Structures

Overlay and Resolution Structures

Big areas for measurement (Big Transistors)

SEM Structures

CC Chains

Serpentines and Fingers for M1-M2 open and shorts

Van Der Pauw's

CBKR's


NMOS and PMOS Transistors of Various Sizes

Fully Scaled Sub-Micron Transistors


Field Oxide Transistors

Ring Oscillators


Package Test Structures




ALIGNMENT KEYS





On First Level Nwell or STI





On Metal 1



RESOLUTION AND OVERLAY





BIG NMOS AND PMOS FETS




$L/W = 100\mu\text{m}/150\mu\text{m}$

Big enough for easy Nanospec Measurements

FIELD OXIDE NMOS AND PMOS FET'S





NMOS AND PMOS TRANSISTORS




1/4 2/4 4/4 8/4 16/4 32/4 1/8 2/8 4/8 8/8 16/8 32/8 1/32 2/32 4/32 8/32 16/32 32/32


Various
L/W
Ratios




NMOS 2/8



PMOS 2/8





FULLY SCALED SUB MICRON TRANSISTORS




RING OSCILLATORS AND SEM STRUCTURES

17 Stage Un-buffered Output


L/W=2/30 Buffered Output



VAN DER PAUWS AND CBKR's



NWELL PWELL N+ P+ N-POLY M1 P-POLY M2




2µm M1toPoly
2µm M1toM2
2µm M1toP+


2µm M1toP+
2µm M1toN+
2µm M1toN+

4µm M1toPoly
4µm M1toM2
4µm M1toP+


4µm M1toP+
4µm M1toN+
4µm M1toN+



SERPENTINES, COMBS, AND VIA CHAINS





To evaluate metal1, metal2, CC and Via layer quality.



RING OSCILLATORS AND SEM STRUCTURES

17 Stage Un-buffered Output



L/W=2/30 Buffered Output



SEM Structures
CMOS Inverter Crosssection

Rochester Institute of Technology
Microelectronic Engineering

SEM CROSSECTION OF INVERTER



SENSORS


Interdigitated and Plate Capacitors

Diodes and Heaters

Resistors

Photovoltaic Cells, 1x, 2x, 4x

Two side by side pn diode sensors for differential readout




CAPACITORS

M2

M1


M1 to M2

M1 to Poly




120 Fingers gives ~0.3 pF

670 μ m/470 μ m Plate
~3 pF




DIODES AND HEATERS

Poly Heater on top of Diodes




Integrated series well resistor.

RESISTORS




P+ in Nwell



N+ in Pwell

RESISTORS




Nwell in P substrate

6 different Resistor Designs


N+ Poly

PHOTOVOLTAIC DEVICES




← 8 cell battery → dual cells single cell

P+ in Nwell



~350μm
by
~350μm

BIG PHOTO VOLTAIC CELL



DIGITAL CIRCUITS

Primitive Cells


INVERTER, NAND2,3,4, NOR2,3,4, NULL

Basic Cells


XOR, MUX, DEMUX, ENCODER, DECODER
FULL ADDER, FLIP FLOPS

Macro Cells

BINARY COUNTER
SRAM



PRIMITIVE CELLS WITH PADS




INV/NOR4


NOR3/NAND2

NOR2/NAND3

INV/NAND4





CMOS INVERTER




TRUTH TABLE

VIN	VOUT
0	1
1	0




Rochester Institute of Technology
Microelectronic Engineering



$W = 40 \mu\text{m}$
 $L_{\text{drawn}} = 2.5 \mu\text{m}$
 $L_{\text{poly}} = 1.0 \mu\text{m}$
 $L_{\text{eff}} = 0.35 \mu\text{m}$




PRIMITIVE CELLS



stitute
nic En

BASIC DIGITAL CELLS WITH PADS



Multiplexer


XOR

Full Adder


Encoder

Decoder

Demux





Edge Triggered D FF




JK FF

4 TO 1 MULTIPLEXER




BASIC CELL XOR

Input A




XOR





Rochester Institute of Technology
Microelectronic Engineering




XOR



FULL ADDER





1 TO 4 DEMULTIPLEXER




Rochester Institute of Technology
Microelectronic Engineering

DECODER





ENCODER




512 inputs can be coded into 9 lines which is a more dramatic benefit

A	B	C	D	Q0	Q1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1




Rochester Institute of Technology
Microelectronic Engineering



EDGE TRIGGERED D TYPE FLIP FLOP





Positive Edge Triggered D FF




Inputs		Outputs	
D	C	Q	Q̄
0	↑	0	1
1	↑	1	0
X	0	Q	Q̄
X	1	Q	Q̄



JK FLIP FLOP





Positive Edge Triggered JK FF



Inputs			Outputs	
J	K	C	Q	Q̄
0	0	↑	Q	Q̄
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	Q̄	Q
X	X	0	Q	Q̄
X	X	1	Q	Q̄

T-TYPE FLIP-FLOP


TOGGEL FLIP FLOP



Q: Toggles High and Low with Each Input

T	Q _{n-1}	Q
0	0	0
0	1	1
1	0	1
1	1	0

BINARY COUNTER USING T TYPE FLIP FLOPS




State Table for Binary Counter

Present State			Next State			F-F Inputs		
A	B	C	A	B	C	T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1


T	Q _{n-1}	Q	T _A		T _B		T _C	
			BC \ A	0	1	BC \ A	0	1
0	0	0	00	0	0	00	0	0
0	1	1	01	0	0	01	1	1
1	0	1	11	1	1	11	1	1
1	1	0	10	0	0	10	0	0

3-BIT BINARY COUNTER WITH D FLIP FLOPS




MACROCELLS

Binary Counter
SRAM





3-BIT BINARY COUNTER/SHIFT REGISTER




Binary Counter
 Serial Output
 Asynchronous Reset
 Count Up Enable
 Shift Out Clock Input
 Count Up Clock Input
 Start Bit and Stop Bit



8-BIT BINARY COUNTER



8-BIT BINARY COUNTER WITH PADS




SRAM



ANALOG AND MIXED MODE CIRCUITS

Operational Amplifier
Inverter with Hysteresis
RC Oscillator
Two Phase Clock
Analog Switches
Voltage Doubler, Tripler
Analog Multiplexer
Comparator with Hysteresis
A-to-D
D-to-A
OTA, Biquad Filter, Elliptic Filter
Programmable Binary Weighted Resistors



SPICE PARAMETERS FOR SUB-CMOS PROCESS

*This file is called: RIT_MICROE_MODELS.TXT

*

*1-15-2007 FROM DR. FULLER'S SPREADSHEET WITH VT0=0.75

```
.MODEL RITSUBN49 NMOS (LEVEL=49 VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8 NSS=3E11
+XWREF=2.0E-7 XLREF=2.95E-7 VTH0=0.75 U0= 950 WINT=2.0E-7 LINT=1.84E-7
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGS0=3.4E-10 CGD0=3.4E-10 CGB0=5.75E-10)
```


*

*1-17-2007 FROM DR. FULLER'S SPREADSHEET WITH VT0=-0.75

```
.MODEL RITSUBP49 PMOS (LEVEL=49 VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8 NSS=3E11 PCLM=5
+XWREF= 2.0E-7 XLREF=3.61E-7 VTH0=-0.75 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7
+RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 NGATE=5E20
+CGS0=4.5E-10 CGD0=4.5E-10 CGB0=5.75E-10)
```

*

OPERATIONAL AMPLIFIER




Version 1



Rochester Institute of Technology
Microelectronic Engineering

VERSION 1 OPERATIONAL AMPLIFIER




p-well CMOS

dimensions
L/W
($\mu\text{m}/\mu\text{m}$)


Rochester Institute of Technology
Microelectronic Engineering

SPICE ANALYSIS OF OP AMP VERSION 2

```
.inclrit_sub_param.txt
m1 8 9 7 6 cmosn w=9u l=5u nrd=1 nrs=1 ad=45p pd=28u as=45p ps=28u
m2 1 10 7 6 cmosn w=9u l=5u nrd=1 nrs=1 ad=45p pd=28u as=45p ps=28u
m3 8 8 4 4 cmosp w=21u l=5u nrd=1 nrs=1 ad=102p pd=50u as=102p ps=50u
m4 1 8 4 4 cmosp w=21u l=5u nrd=1 nrs=1 ad=102p pd=50u as=102p ps=50u
m5 7 5 6 6 cmosn w=40u l=5u nrd=1 nrs=1 ad=205p pd=90u as=205p ps=90u
m6 2 1 4 4 cmosp w=190u l=5u nrd=1 nrs=1 ad=950p pd=400u as=950p ps=400u
m7 2 5 6 6 cmosn w=190u l=5u nrd=1 nrs=1 ad=950p pd=400u as=950p ps=400u
m8 5 5 6 6 cmosn w=40u l=5u nrd=1 nrs=1 ad=205p pd=90u as=205p ps=90u
vdd 4 0 3
vss 6 0 -3
cprobe 2 0 30p
Rprobe 2 0 1meg
cc 1 2 0.6p
mr1 20 20 4 4 cmosp w=6u l=10u nrd=1 nrs=1 ad=200p pd=60u as=200p ps=60u
mr2 5 5 20 4 cmosp w=6u l=10u nrd=1 nrs=1 ad=200p pd=60u as=200p ps=60u
***dc open loop gain*****
vi1 9 0 0
vi2 10 0 0
*.dc vi2 -0.002 0.002 1u
.dc vi2 -1 1 0.1m
*****open loop frequency
characteristics*****
*vi1 9 0 0
*vi2 10 0 dc 0 ac 1u
*.ac dec 100 10 1g
.end
```





13.5kV/V gain






Microel


INVERTER WITH HYSTERESIS – RC OSCILLATOR





TWO PHASE CLOCK




WINSPICE SIMULATION FOR VERSION TWO + BUFFERS





v v(13) v(15) Next Design add buffers



TWO PHASE CLOCK WITH BUFFERS





ANALOG SWITCH



Rochester Institute of Technology
Microelectronic Engineering




VOLTAGE DOUBLER



Voltage Tripler


OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

CMOS Realization



Note: gm is set by Ibias

BIQUAD FILTER



Rochester Institute of Technology
Microelectronic Engineering

BIQUAD FILTER

$$V_{\text{out}} = (s^2 C_1 C_2 V_c + s C_1 g_{m4} V_b + g_{m2} g_{m5} V_a) / (s^2 C_1 C_2 + s C_1 g_{m3} + g_{m2} g_{m1})$$

This filter can be used as a low-pass, high-pass, bandpass, bandrejection and all pass filter. Depending on the C and gm values a Butterworth, Chebyshev, Elliptic or any other configuration can be achieved



For example: let $V_c = V_b = 0$ and $V_a = V_{\text{in}}$, also let all g_m be equal, then

$$V_{\text{out}} = V_{\text{in}} / (s^2 C_1 C_2 / g_m g_m + s C_1 / g_m + 1)$$

which is a second order low pass filter with corner frequency at



$$\omega_c = g_m / \sqrt{C_1 C_2} \quad \text{and} \quad Q = \sqrt{C_2 / C_1}$$

OTA, BIQUAD ELLIPTIC FILTER




Rochester Institute of Technology
Microelectronic Engineering


3 BIT ANALOG TO DIGITAL CONVERTER




3 BIT ANALOG TO DIGITAL CONVERTER




ANALOG MULTIPLEXER



8 TO 1 ANALOG MUX




3 BIT D TO A



LSB


Rochester Institute of Technology
Microelectronic Engineering

3 BIT D TO A





PROJECTS


Wireless Capacitive Sensor
MEMS Pressure Sensor
Spectro Photometer
Hearing Aid
CCD
CCD Imager




WIRELESS CAPACITIVE SENSOR PROJECT




WIRELESS CAPACITIVE SENSOR PROJECT




MEMS PRESSURE SENSOR



SPECTRO PHOTOMETER PROJECT



Not Done

SOLDER BUMP TEST CHIP


1000 μ m center-to-center
225 μ m diameter circle

Under bump metal is
Cr/Ni and is defined by a
lift-off lithography.

The solder is printed
using a 150 μ m
photoresist and solder
paste. (or 500 μ m solder
ball is placed over circle)

LOGO AND ACKNOWLEDGEMENTS

 RIT MICRO-E
SUB MICRON CMOS



JOHN GAULT CHIP

DR LYNN FULLER
DR ROBERT PEARSON
DR KUDITHIPUDI
IVAN PUCHADES
BURAK BAYLAV
TAL NAGOURNEY

ANDREW RYAN
GARRETT PHILLIPS

11-12-2010


Rochester Institute
Microelectronic E

REFERENCES

1. Introduction to VLSI Systems, Carver Mead and Lynn Conway, Addison-Wesley Publishing Company, 1980.
2. Analog VLSI Design - nMOS and CMOS Malcomb R. Haskard and Ian C. May, Prentice Hall Publishing Company.
3. Principles of CMOS VLSI Design - A Systems Perspective, Neil Weste, and Kaman Eshraghian, Addison-Wesley Publishing Company, 1985.
4. CMOS Analog Circuit Design, Phillip E. Allen and Douglas R. Holberg, Holt, Rinehart and Winston Publishers, 1987.
5. Analysis and Design of Analog Integrated Circuits, Paul R. Gray and Robert G. Meyer, John Wiley and Sons Publishers, 1977.
6. Switched Capacitor Circuits, Phillip E. Allen and Edgar Sanchez-Sinencio, Van Nostrand Reinhold Publishers, 1984.
7. "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial," Randall L. Geiger and Edgar Sanchez-Sinencio, IEEE Circuits and Devices Magazine, March 1985, pg. 20-32.
8. Digital Principles and Design, Donald Givone, 2003, pg 321
9. MOSIS SCMOS at <http://www.mosis.com>
10. Texas Instruments, Data Sheet for inverter with hysteresis.

HOMWORK

1. Calculate the expected values of some of the resistor test structures.
2. Calculate the expected values of some of the capacitor test structures.

