MODELING AND SIMULATION OF 100NM PMOS AND NMOS DEVICES ON ATHENA AND ATLAS



Dr. Lynn Fuller Chandan Amareshbabu Samarth Parikh Department of Microelectronics Engineering Rochester Institute of Technology

1

ASSUMPTIONS

- Underlying silicon simulation thickness considered in the following slides are $0.5\mu m$.
- Background wafer thickness is increased to $1.8 \ \mu m$ to observe the dopant distribution after well drive in.
- Lithography steps are ignored since PMOS and NMOS devices are simulated as two separate devices.
- Recessed oxide growth is modeled separately from the device structure.
- Advanced diffusion and implant models are used in ATHENA modeling.

Diffusion model – Fully coupled

Implant model – Monte Carlo implant.

GRID SPACING



Grid parameter definition for both X and Y Co-ordinatesline x loc=0.00 spac=0.1line y loc=0.00 spac=0.001line x loc=0.8 spac=0.01line y loc=0.1 spac=0.01line x loc=1.0 spac=0.01line y loc=0.2 spac=0.1

line y loc=0.5 spac=0.1

Device Modeling

3

7 May 2014

STARTING WAFER WITH PAD OXIDE

• Both NMOS and PMOS devices are modeled on P-type wafer, with resistivity = 20Ω -cm.



The figure above is the starting wafer with Pad oxide grown on it using 500Å pad oxide growth recipe.

Device Modeling

7 May 2014

Recessed Oxide Growth Simulations



The grid is increased to $7 \mu m$ in X direction and $5 \mu m$ in Y direction for recessed oxide simulations. 500 Å pad oxide is grown.

5

Recessed Oxide Growth Simulations

ATHENA Data from deckbq4aH6w 0 um 0 2 3 Microns Materials Silicon 6 SiO2 Si3N4 7 um 2 3 5 0 0 um 5 um Microns Deposit 1500 Å thick nitride.

RECESSED OXIDE GROWTH SIMULATIONS



Device Modeling

RECESSED OXIDE GROWTH SIMULATIONS



Device Modeling

7 May 2014

RECESSED OXIDE GROWTH SIMULATIONS



Etch oxide for a long time to get steeper undercut so that almost planar profile is obtained in the second oxide growth.

9

RECESSED OXIDE GROWTH SIMULATIONS



Device Modeling

7 May 2014

Recessed Oxide Growth Simulations



11

Etch all nitride.

Recessed Oxide Growth Simulations



WELL IMPLANTS-NMOS (PWELL)



Figure on the left shows the scattering of impurities in Silicon and Figure on the right shows the scattered profile after well implant.

Impurity – Boron Dose – 7.0e13 *cm*⁻² Energy – 100 *KeV* 13

WELL IMPLANTS-PMOS (N WELL)



Figure on the left shows the scattering of impurities in Silicon and Figure on the right shows the scattered profile after well implant.

Impurity – Phosphorus Dose – 5.0e13 *cm*⁻²

Energy – 170 KeV

WELL DRIVE-IN: NMOS(PWELL)



Well Drive-In:

4 hours soak: Nitrogen Ambient Temp: $1000^{\circ}C$ Junction depth: 1.4 μm 15

WELL DRIVE-IN: PMOS(NWELL)



Well Drive-In:

4 hours soak: Nitrogen Ambient Temp: 1000°C **Junction depth: 1.08 μm**

RETROGRADE WELL IMPLANT

NMOS

PMOS



GATE OXIDE GROWTH

The thickness of the gate oxide is **30**Å.



ATHENA does not model the incorporation of nitrogen in the gate oxide growth. So, Oxy-Nitride is deposited as a dielectric material in this model.

Device Modeling

POLY-SILICON DEPOSITION



ETCH POLY-SILICON



The Mask length of Poly-Silicon is **150***nm*. And this length is achieved by double exposure in ASML Stepper.

20

POLY RE-OXIDATION AND RETROGRADE WELL PROFILE



250Å thick oxide is grown and retrograde well profile is obtained during this oxidation step.

Concentration of impurities at the surface is comparatively greater than the concentration of impurities at the bulk ($0.2 \ \mu m$ deep).

The mask length of the polysilicon (**150** *nm*) is reduced to ~**125** *nm* after Poly-Reoxidation.

POLY RE-OXIDATION AND RETROGRADE WELL PROFILE



Concentration at the surface = $5e18cm^{-3}$ Concentration at the bulk = $\sim 3e17 cm^{-3}$

 $\mathbf{22}$

SOURCE/DRAIN EXTENSIONS IMPLANT - NMOS



Impurity : Arsenic Dose : $5e15 \ cm^{-2}$ Energy: $20 \ KeV$ Depth: $25 \ nm \ (0.025 \ \mu m)$

23

SOURCE/DRAIN EXTENSIONS IMPLANT - PMOS



Impurity : **BF2** Dose : 9e14 cm^{-2} Energy: 20 *KeV* Junction depth: 26 nm (**0.026** μ m)

 $\mathbf{24}$

NITRIDE (SIDEWALL SPACER) DEPOSITION^{7 May 2014}



A layer of nitride is deposited for side wall spacers. The thickness of the nitride deposited is **2500Å**.

25

SIDEWALL SPACER ETCH



Etch 2500Å thick nitride. And the width of the nitride is defined by poly length \sim 2500Å.

Device Modeling

SOURCE/DRAIN IMPLANTS



Impurity: **Phosphorus** Dose: 1e15 *cm*⁻² Energy: 25 KeV Depth: 60 nm $(0.06 \, \mu m)$

Dose of S/D regions with Phosphorus as the impurity in NMOS is comparatively less than the dose of S/D extensions with Arsenic as impurity because the diffusivity of Phosphorus is more in silicon compared to Arsenic. **Device Modeling**

SOURCE/DRAIN IMPLANTS



Impurity: **BF2** Dose: 5e15 *cm*⁻² Energy: 27 *KeV* Depth: **50 nm** (**0.05 μm**) 7 May 2014

28

SOURCE/DRAIN SPIKE ANNEALING



Spike Annealing is preferred over conventional furnace annealing to reduce the effects of transient enhanced diffusion (TED).

Effects of TED is significant at low temperatures (700°C to 950°C).

Anneal Recipe:

Ramp up -700° C to 1050° C -3 seconds

Soak – 1050°C – 7 seconds (**Nitrogen ambient**)

Ramp down - 1050° C to 700° C - 6 seconds

Junction depth after anneal:

NMOS (S/D regions): **105** *nm* (**0.105** *μm*)

7 May 2014

$7 \ \mathrm{May} \ 2014$

JUNCTION PROFILE - NMOS



Vertical cut line

Junction depth (Source/Drain Extension) = 0.05 μm Junction depth (Source/Drain) = 0.12 μm 30

HORIZONTAL CUT-LINE - NMOS



SOURCE/DRAIN SPIKE ANNEALING



Anneal Recipe:

Ramp up -700° C to 1050° C -3 seconds Soak -1050° C -5 seconds (**Nitrogen ambient**) Ramp down -1050° C to 700° C -6 seconds **Junction depth after anneal:** PMOS (S/D regions): ~**100** *nm* (~**0.1** μ *m*)

32

Device Modeling

7 May 2014

JUNCTION PROFILE - PMOS



Vertical cut line

Junction depth (Source/Drain Extension) = 0.05 μm Junction depth (Source/Drain) = 0.09 μm 33

HORIZONTAL CUT-LINE - PMOS



7 May 2014

TITANIUM DEPOSITION



Device Modeling

7 May 2014

SILICIDE (TISI)

7 May 2014

NMOS



PMOS

Silicide recipe:

Ramp up -25° C to 650° C -5 seconds Soak -650° C -5 seconds (**Nitrogen ambient**) Ramp down -650° C to 25° C -5 seconds

36

ETCH TITANIUM AND SILICIDE (TISI2)

7 May 2014



Silicide recipe:

Ramp up -25° C to 700° C -5 seconds Soak -700° C -5 seconds (**Nitrogen ambient**) Ramp down -700° C to 25° C -10 seconds

37

TEOS DEPOSITION

-0.6 um .0.6

0 um

0.5 um

0.4

0.2

0

0 um

0.2

0.6

0.8

NMOS **PMOS** Data from deckb1MRJua -**0.6 um** -0.6 -0.4 -0.2 -0.2 TEOS - 3000A TEOS - 3000 A 0 um 0.2 Silicon Silicon OxyNitride OxyNitride Polysilicor Polysilicor SIO2 5102 Si3N4 SI3N4 0.4 TISIX TISI 0.5 um

0.2

0 um

0.6

0.8

Deposit **3000**Å thick TEOS on P5000.

2 um

1.8

38

2 um

1.8

1.6

Device Modeling

7 May 2014

CONTACT CUT ETCH (RIE)

NMOS



PMOS



39

ALUMINUM DEPOSITION



Sputter **4000**Å thick Aluminum.

 $7 \ \mathrm{May} \ 2014$

40

ALUMINUM ETCH

7 May 2014

NMOS



PMOS

41

FINAL NMOS DEVICE



Device Modeling

7 May 2014

FINAL PMOS DEVICE



43

I-V CURVES (THRESHOLD VOLTAGE CURVES)



PMOS



Models cvt srh print Contact name=gate n.poly (NMOS) / p.poly (PMOS) Interface qf=3e11

NMOS: Threshold voltage: 0.4794V

Threshold voltage: -0.58V

PMOS:

44

DRAIN INDUCED BARRIER LOWERING CURVES

NMOS





Models cvt srh print Contact name=gate n.poly (NMOS) / p.poly (PMOS) Interface qf=3e11

DIBL: $10.3 \ mV/V$ Current at $0V \sim 10^{-12} A/\mu m$ Sub-threshold Slope: $108 \ mV/decade$

DIBL: 11.7 mV/VCurrent at 0V ~ 10⁻¹⁴ $A/\mu m$ Sub-threshold Slope: 96 mV/decade Modeling

FAMILY OF CURVES NMOS



Models cvt srh print Contact name=gate n.poly (NMOS) / p.poly (PMOS) Interface qf=3e11

Id: **300** µ*A*/µm @ Vg=Vd= 1.2 V

46

FAMILY OF CURVES

PMOS



Id: **63** *µA/µm* @ Vg=Vd= -1.2 *V*

The reason for high carrier mobility in NMOS than in PMOS:

- 1. The mobility of electrons is greater than holes in silicon.
- 2. The dose of source/drain extension in NMOS (Arsenic:5e15 cm^{-2}) is greater than in PMOS (BF2: 9.0e14 cm^{-2}).

CHANGES REQUIRED

- Changes to be made in the existing process and in MESA are
- > Well implant dose and energy.
- > Reduction in anneal time from 5 hours to 4 hours (Thermal Budget).
- > Retrograde well implant
- > Removal of threshold adjust implants.
- > Develop a recipe to deposit a thin layer of gate oxide.
- > Develop recipes to deposit thin layer of Titanium.
- > Develop Source/drain anneal recipe on RTP tool for spike annealing.

REFERENCES

- Bruce furnace recipes <u>http://people.rit.edu/lffeee/Bruce_Furnace.pdf</u>
- Diffusion and implant models, 'Athena user manual'
- Electrical simulation models, 'Atlas user manual'