


MODELING AND SIMULATION OF 100NM PMOS AND NMOS DEVICES ON ATHENA AND ATLAS



1

Dr. Lynn Fuller
Chandan Amareshbabu
Samarth Parikh
Department of Microelectronics Engineering
Rochester Institute of Technology


ASSUMPTIONS

- Underlying silicon simulation thickness considered in the following slides are $0.5\mu m$.
- Background wafer thickness is increased to $1.8\mu m$ to observe the dopant distribution after well drive in.
- Lithography steps are ignored since PMOS and NMOS devices are simulated as two separate devices.
- Recessed oxide growth is modeled separately from the device structure.
- Advanced diffusion and implant models are used in ATHENA modeling.

Diffusion model – Fully coupled

Implant model – Monte Carlo implant.

GRID SPACING




Grid parameter definition for both X and Y Co-ordinates

line x loc=0.00 spac=0.1	line y loc=0.00 spac=0.001
line x loc=0.8 spac=0.01	line y loc=0.1 spac=0.01
line x loc=1.0 spac=0.01	line y loc=0.2 spac=0.1
	line y loc=0.5 spac=0.1

STARTING WAFER WITH PAD OXIDE


7 May 2014

- Both NMOS and PMOS devices are modeled on P-type wafer, with resistivity = $20 \Omega\text{-cm}$.




The figure above is the starting wafer with Pad oxide grown on it using 500\AA pad oxide growth recipe.

RECESSED OXIDE GROWTH SIMULATIONS




The grid is increased to **7 μm** in **X direction** and **5 μm** in **Y direction** for recessed oxide simulations.
500 \AA pad oxide is grown.



Deposit **1500 Å** thick nitride.

RECESSED OXIDE GROWTH SIMULATIONS


7 May 2014



Etch nitride.


RECESSED OXIDE GROWTH SIMULATIONS

7 May 2014



Grow **3500 Å** field oxide – First Wet Oxide Growth


RECESSED OXIDE GROWTH SIMULATIONS



Etch oxide for a long time to get steeper undercut so that almost planar profile is obtained in the second oxide growth.

RECESSED OXIDE GROWTH SIMULATIONS


7 May 2014



Grow **3500 Å** field oxide – Second Wet Oxide Growth


10

RECESSED OXIDE GROWTH SIMULATIONS



Etch all nitride.

RECESSED OXIDE GROWTH SIMULATIONS



WELL IMPLANTS-NMOS (PWELL)




Figure on the left shows the scattering of impurities in Silicon and Figure on the right shows the scattered profile after well implant.

Impurity – Boron

Dose – $7.0 \times 10^{13} \text{ cm}^{-2}$

Energy – 100 KeV

WELL IMPLANTS-PMOS (N WELL)






Figure on the left shows the scattering of impurities in Silicon and Figure on the right shows the scattered profile after well implant.

Impurity – Phosphorus

Dose – $5.0e13 cm^{-2}$

Energy – 170 KeV

WELL DRIVE-IN: NMOS(PWELL)





Well Drive-In:

4 hours soak: Nitrogen Ambient

Temp: 1000°C

Junction depth: 1.4 μm

WELL DRIVE-IN: PMOS(NWELL)



Well Drive-In:

4 hours soak: Nitrogen Ambient



Temp: 1000°C

Junction depth: 1.08 μm

RETROGRADE WELL IMPLANT

NMOS

PMOS



Retrograde Well Implant

Impurity: Boron

Dose: $1.0 \times 10^{14} \text{ cm}^{-2}$

Energy: 45 KeV

Retrograde Well Implant

Impurity: Phosphorus

Dose: $9.0 \times 10^{13} \text{ cm}^{-2}$


Energy: 70 KeV

Retrograde profile can be noticed after a thermal anneal or after a thermal oxide growth step

GATE OXIDE GROWTH

7 May 2014


The thickness of the gate oxide is 30\AA .




ATHENA does not model the incorporation of nitrogen in the gate oxide growth. So, Oxy-Nitride is deposited as a dielectric material in this model.

18

POLY-SILICON DEPOSITION




A layer of Poly-Silicon is deposited at 610°C. Poly is **2500Å** thick.



The Mask length of Poly-Silicon is **150nm**. And this length is achieved by double exposure in ASML Stepper.

POLY RE-OXIDATION AND RETROGRADE WELL PROFILE




250Å thick oxide is grown and retrograde well profile is obtained during this oxidation step.

Concentration of impurities at the surface is comparatively greater than the concentration of impurities at the bulk (**0.2 μm** deep).


The mask length of the polysilicon (**150 nm**) is reduced to **~125 nm** after Poly-Reoxidation.

POLY RE-OXIDATION AND RETROGRADE WELL PROFILE



Concentration at the surface = 5×10^{18} cm⁻³
 Concentration at the bulk = $\sim 3 \times 10^{17}$ cm⁻³

SOURCE/DRAIN EXTENSIONS IMPLANT - NMOS




Impurity : **Arsenic**

Dose : $5 \times 10^{15} \text{ cm}^{-2}$

Energy: 20 KeV

Depth: 25 nm ($0.025 \mu\text{m}$)

SOURCE/DRAIN EXTENSIONS IMPLANT - PMOS



Impurity : **BF2**


Dose : $9e14 \text{ cm}^{-2}$

Energy: 20 KeV

Junction depth: 26 nm (**0.026 μm**)


NITRIDE (SIDEWALL SPACER) DEPOSITION

7 May 2014




A layer of nitride is deposited for side wall spacers. The thickness of the nitride deposited is **2500Å**.

SIDEWALL SPACER ETCH



Etch 2500\AA thick nitride. And the width of the nitride is defined by poly length $\sim 2500\text{\AA}$.



Impurity: **Phosphorus**

Dose: $1e15 \text{ cm}^{-2}$


Energy: 25 KeV

Depth: 60 nm ($0.06 \mu\text{m}$)


Dose of **S/D regions** with **Phosphorus** as the impurity in **NMOS** is comparatively less than the dose of **S/D extensions** with **Arsenic** as impurity because the **diffusivity** of Phosphorus is **more** in silicon compared to Arsenic.

SOURCE/DRAIN IMPLANTS

7 May 2014



Impurity: **BF2**
Dose: $5 \times 10^{15} \text{ cm}^{-2}$
Energy: 27 KeV
Depth: 50 nm ($0.05 \mu\text{m}$)



Spike Annealing is preferred over conventional furnace annealing to reduce the effects of transient enhanced diffusion (TED).

Effects of TED is significant at low temperatures (700°C to 950°C).

Anneal Recipe:

Ramp up – 700°C to 1050°C – 3 seconds

Soak – 1050°C – 7 seconds (**Nitrogen ambient**)


Ramp down - 1050°C to 700°C – 6 seconds

Junction depth after anneal:

NMOS (S/D regions): **105 nm (0.105 μm)**

JUNCTION PROFILE - NMOS

7 May 2014





Vertical cut line

Junction depth (Source/Drain Extension) = 0.05 μm


Junction depth (Source/Drain) = 0.12 μm

HORIZONTAL CUT-LINE - NMOS



SOURCE/DRAIN SPIKE ANNEALING

7 May 2014



Anneal Recipe:


Ramp up – 700°C to 1050°C – 3 seconds

Soak – 1050°C – 5 seconds (**Nitrogen ambient**)

Ramp down - 1050°C to 700°C – 6 seconds

Junction depth after anneal:

PMOS (S/D regions): ~100 nm (~0.1 μm)




Vertical cut line


Junction depth (Source/Drain Extension) = $0.05 \mu\text{m}$

Junction depth (Source/Drain) = $0.09 \mu\text{m}$

HORIZONTAL CUT-LINE - PMOS

7 May 2014







Etch oxide and sputter **300Å** thick Titanium to form Silicide.

NMOS

PMOS



Silicide recipe:

Ramp up – 25°C to 650°C – 5 seconds

Soak – 650°C – 5 seconds (**Nitrogen ambient**)



Ramp down – 650°C to 25°C – 5 seconds

ETCH TITANIUM AND SILICIDE (TiSi₂)

7 May 2014

NMOS

PMOS



Silicide recipe:

Ramp up – 25°C to 700°C – 5 seconds


Soak – 700°C – 5 seconds (**Nitrogen ambient**)

Ramp down – 700°C to 25°C – 10 seconds


37

TEOS DEPOSITION

NMOS



PMOS





Deposit 3000\AA thick TEOS on P5000.

CONTACT CUT ETCH (RIE)


NMOS

PMOS



ALUMINUM DEPOSITION

7 May 2014



Sputter 4000\AA thick Aluminum.



40

ALUMINUM ETCH

7 May 2014


NMOS

PMOS




FINAL NMOS DEVICE

7 May 2014



FINAL PMOS DEVICE



7 May 2014



I-V CURVES (THRESHOLD VOLTAGE CURVES)

NMOS

PMOS



Models cvt srh print

Contact name=gate n.poly (NMOS) / p.poly (PMOS)

Interface qf=3e11

NMOS:

Threshold voltage: 0.4794V



PMOS:

Threshold voltage: -0.58V

DRAIN INDUCED BARRIER LOWERING CURVES

NMOS

PMOS



Models cvt srh print

Contact name=gate n.poly (NMOS) / p.poly (PMOS)

Interface qf=3e11

DIBL: 10.3 mV/V

Current at $0\text{V} \sim 10^{-12} \text{ A}/\mu\text{m}$

Sub-threshold Slope: 108 mV/decade


DIBL: 11.7 mV/V

Current at $0\text{V} \sim 10^{-14} \text{ A}/\mu\text{m}$

Sub-threshold Slope: 96 mV/decade

FAMILY OF CURVES

NMOS



Models cvt srh print


Contact name=gate n.poly (NMOS) / p.poly (PMOS)

Interface qf=3e11

I_d : $300 \mu\text{A}/\mu\text{m}$ @ $V_g = V_d = 1.2 \text{ V}$

FAMILY OF CURVES

PMOS



Id: **$63 \mu\text{A}/\mu\text{m}$** @ $V_g=V_d= -1.2 \text{ V}$

The reason for high carrier mobility in NMOS than in PMOS:

1. The mobility of electrons is greater than holes in silicon.
2. The dose of source/drain extension in NMOS (Arsenic: $5e15 \text{ cm}^{-2}$) is greater than in PMOS (BF2: $9.0e14 \text{ cm}^{-2}$).

CHANGES REQUIRED

- Changes to be made in the existing process and in MESA are
 - Well implant dose and energy.
 - Reduction in anneal time from 5 hours to 4 hours (Thermal Budget).
 - Retrograde well implant
 - Removal of threshold adjust implants.
 - Develop a recipe to deposit a thin layer of gate oxide.
 - Develop recipes to deposit thin layer of Titanium.
 - Develop Source/drain anneal recipe on RTP tool for spike annealing.

REFERENCES

- Bruce furnace recipes
http://people.rit.edu/lffeee/Bruce_Furnace.pdf
- Diffusion and implant models, 'Athena user manual'
- Electrical simulation models, 'Atlas user manual'