# ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

# RIT's Advanced CMOS Process $\lambda$ =0.25 $\mu$ m, $L_{poly}$ = 0.5 $\mu$ m, $L_{eff}$ = 100nm


# Dr. Lynn Fuller Samarth Parikh, Chandan Amareshbabu

webpage: <a href="http://people.rit.edu/lffeee/">http://people.rit.edu/lffeee/</a>
Microelectronic Engineering
Rochester Institute of Technology
82 Lomb Memorial Drive
Rochester, NY 14623-5604
Tel (585) 475-2035
Fax (585) 475-5041

email: <u>Lynn.Fuller@rit.edu</u> microE webpage: <u>http://www.microe.rit.edu</u>








# **OUTLINE**

Introduction
Advanced CMOS Process Details



Rochester Institute of Technology

# INTRODUCTION


RIT is supporting two different CMOS process technologies. The older p-well CMOS and SMFL-CMOS have been phased out. The SUB-CMOS process is used for standard 3 Volt Digital and Analog integrated circuits. This is the technology of choice for teaching circuit design and fabricating CMOS circuits at RIT. The ADV-CMOS process is intended to introduce our students to process technology that is close to industry state-of-the-art. This process is used to build test structures and develop new technologies at RIT.

RIT p-well CMOS	$\lambda = 4 \mu m$	Lmin = $8 \mu m$
RIT SMFL-CMOS	$\lambda = 1 \mu m$	Lmin = $2 \mu m$
RIT Sub <sub>µ</sub> -CMOS	$\lambda = 0.5 \ \mu m$	Lmin = $1.0 \mu m$
RIT Advanced-CMOS	$\lambda = 0.25 \ \mu \text{m}$	Lmin = $0.5 \mu m$



Rochester Institute of Technology

# LAMBDA, Lmin, Ldrawn, Lmask, Lpoly, Lint, Leff, L



Internal Channel Length, Lint =distance between junctions, including under diffusion Effective Channel Length, Leff = distance between space charge layers, Vd = Vs = 0 Channel Length, L, = distance between space charge layers, when Vd = What it is Extracted Channel Length Parameters = anything that makes the fit good (not real)

# **INTRODUCTION**

# **Advanced Processes Used:**

Shallow Trench Etch with Endpoint
Trench PECVD TEOS fill and CMP
Silicide TiSi2, Recipes for Rapid Thermal Processor
Dual Doped Gate, Ion Implant and Mask Details
Anisotropic Poly Etch
100 Å Gate Oxide Recipe with N2O
Nitride Spacer, New Anisotropic Nitride Etch
Plasma Etch of Contacts and Vias
Aluminum Metal, W Plugs Deposition, CMP of Oxide
Canon and ASML Masks
Canon and ASML Stepper Jobs



Rochester Institute of Technology

Microelectronic Engineering

MESA Process, Products, Instructions, Parameters

# RIT ADVANCED CMOS VER 150

# **RIT Advanced CMOS**

150 mm Wafers

Nsub = 1E15 cm-3 or 10 ohm-cm, p

Nn-well = 1E17 cm-3

 $Xj = 2.5 \mu m$ 

Np-well = 1E17 cm-3

 $X\bar{j} = 2.5 \mu m$ 

Shallow Trench Isolation

Field Ox (Trench Fill) = 4000 Å

Dual Doped Gate n+ and p+


Xox = 100 Å

Lmin =  $0.5 \mu m$ , Lpoly =  $0.35 \mu m$ , Leff =  $0.11 \mu m$ 

LDD/Nitride Side Wall Spacers

TiSi2 Salicide

Tungsten Plugs, CMP, 2 Layers Aluminum



Long Channel Behavior

Vdd = 3.3 volts

Vto=+-0.75 volts

Rochester Institute of Technology

# PROCESS CALCULATIONS

Built in Voltage:  $\Psi_o = KT/q \ln (Na Nd/ni^2)$ 

Width of Space Charge Layer: Wsc=  $[(2\epsilon/q)(\Psi_0 + V_R)(1/Na + 1/Nd)]^{1/2}$ 

$$E_o = - [(2q/\epsilon)(\Psi_o + V_R)(NaNd/(Na+Nd))]^{1/2}$$

# **Example:**

 $\Psi_0 = 0.026 \ln (1E17 1E17/1.45E10^2) = 0.82$ 

Wsc @  $0V = [(2(11.7)(8.85E-14)/1.6E-19)(0.82)(1/1E17 + 1/1E17)]^{1/2}$ 

=  $0.15 \mu m$  and  $0.07 \mu m$  on each side of the junction

Wsc @  $3.3V = [(2(11.7)(8.85E-14)/1.6E-19)(0.82+3.3)(1/1E17)]^{1/2}$ 

=  $0.33 \mu m$  and  $0.16 \mu m$  on each side of the junction

 $E_o = -2.5E5 \text{ V/cm}$ 

Source at 0 V Drain at 3.3V





Leff

$$\varepsilon = \varepsilon_0 \varepsilon_r = 8.85E-12 (11.7) F/m$$

Leff =  $0.5 - 0.07 - 0.16 = \sim 0.27 \mu m$ 


# RIT ADVANCED CMOS





Rochester Institute of Technology

# ASML 5500/200



NA = 0.48 to 0.60 variable  $\sigma$ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1  $\lambda$ /NA =  $\sim 0.35 \mu m$  for NA=0.6,  $\sigma$  =0.85


Depth of Focus =  $k_2 \lambda/(NA)^2$ = > 1.0  $\mu$ m for NA = 0.6




i-Line Stepper  $\lambda = 365$  nm 22 x 27 mm Field Size

# MULTI- LAYER ALUMINUM, W PLUGS, CMP, DAMASCENE OF LOCAL W INERCONNECT

Multi-layer aluminum interconnect with tungsten plugs, CMP, and damascene of local tungsten interconnect.







Rochester Institute of Technology

Microelectronic Engineering

# JOHN GALT CMOS TESTCHIP



2010



# MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

#### **General Information**

About MOSIS
Products
Processes
Prices
Support
User Group
Events
Job Openings
News

#### Work with MOSIS

Overview Getting Started Design and Test

#### Requests

Run Status Project Status Test Data

#### **Docs and Forms**

<u>Documents</u> <u>Forms/Agreements</u> <u>Web Forms</u>

#### Quick Reference

New Users
Experienced Users
Purchasing Agents
Design and Test
Academic Institutions
Export Program
Submit A Project

#### Search MOSIS

Search

#### http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes

 ${\bf MOSIS~SCMOS~Technology~Codes~and~Layer~Maps}$ 

#### SCN4M and SCN4M SUBM

This is the layer map for the technology codes SCN4M and SCN4M\_SUBM using the MOSIS Scalable CMOS layout rules (<u>SCMOS</u>), and only for SCN4M and SCN4M\_SUBM. For designs that are laid out using other design rules (or <u>technology codes</u>), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "O" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M\_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, section 2.4).

Fabricated on <u>TSMC</u>, <u>AMIS</u>, and <u>Agilent/HP</u> 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
WELL	42	CWN		<u>1</u>	
TIVE	43	CAA		<u>2</u>	
IICK ACTIVE	60	CTA		<u>24</u>	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>.Y</u>	46	CPG		<u>3</u>	
ICIDE BLOCK	29	CSB		<u>20</u>	Optional for Agilent/HP; not available for AMI
PLUS SELECT	45	CSN		<u>4</u>	
PLUS SELECT	44	CSP		<u>4</u>	
NTACT	25	ccc	CCG	<u>5, 6, 13</u>	
OLY CONTACT	47	CCP		<u>5</u>	Can be replaced by CONTACT
TIVE CONTACT	48	CCA		<u>6</u>	Can be replaced by CONTACT
TAL1	49	CM1	CMF	<u>7</u>	
<u> </u>	50	CV1	CVA	<u>8</u>	
TAL2	51	CM2	CMS	<u>9</u>	
<u>42</u>	61	CV2	CVS	<u>14</u>	TSMC
AL3	62	смз	CMT	<u>15</u>	2P4M (4 Metal
<u>3</u>	30	CA3	CVT	<u>21</u>	Polycided, 3.3
AL4	31	CM4	CMQ	<u>22</u>	V/5 V)
<u> </u>	52	COG		<u>10</u>	<del></del>
s	26	ΧP			lon-fab layer used to highlight pads

Comments



CX

Comments


# MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	


Rochester Institute of Technology

# MORE LAYERS USED IN MASK MAKING

LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask



Rochester Institute of Technology



# MASK ORDER FORM


Rochester Institute of Technology Semiconductor & Microsystems Fabrication Laboratory Mask Making Order Request

RIT Mask order form is found at the following link:

Customer Information						
Name						
Company						
Department						
Street Address						
City, State and Zip Code	,					
Phone Number	( ) -					
Project Code						
E-mail Address						
Order Date	July 23, 2007					
Order Due Date						

http://smfl.microe.rit.edu/forms/Order\_Request.dot

Mask Information SEE PAGE 2 FOR INSTRUCTIONS ON CREATING YOUR GDS FILE! Design Name . gds Number of Design Layers in Layout Number of Mask Levels Cell Layout Size Х: Y: μm μm Alignment Key (Center of Die is Origin) Х: Y:Um. Fracture Resolution □ 0.5µm µm. 5X Scale Factor Mirror135 Orientation None Rotation 5"× 5"× 0.090" - Email for other sizes Plate Size Number of Levels on Plate None Array ■Array with rows and columns




Rochester Institute of 1
Microelectronic Engin

# MASK ORDER CONTINUED


1		STI	$\supset 1$	Active.i	43	(43 OR 81	(43 OR 81 OR 83 or 82) plus Tilir			
1				alignment	81					
				active_lettering	83					
_				nw_res	82					
2		NWELL	<b>)</b> 2	N_well.i	42	INVERT			Dark Field	
3		PWELL	<b>)</b> 3	N_well.i	42	none			Clear Field	
J		NVT	<b>\rightarrow 4</b>	N_plus_select.i	45	(45 OR 85)	INVERT		Dark Field	
				pmos_vt	85					
		PVT	5	P_plus select.i	44	(44 OR 85)	INVERT		Dark Field	
				pmos_vt	85					
4—	]	POLY	6	Poly.i	46	none			Clear Field	
+		PLDD	7	P_plus select.i	44	(44 OR 86)	INVERT		Dark Field	
	_			LDD	86					
		NLDD	8	N_plus_select.i	45	(45 OR 86)	INVERT		Dark Field	
	_			LDD	86					
		N+DS	9	P_plus_select.i	44	(45 OR 88)			Clear Field	
				n plus	88					
		P+DS	10	N_plus select.i	45	(45 OR 87)			Clear Field	
				p plus	87					
		CC	11	contact	25	(25 OR 48	OR 47) INV	<u>ERT</u>	Dark Field	
				Active_contact.i	48					
1111	<del>,</del>			Poly_contact.i	47					
		METAL1	12	metal1.i	49	none			Clear Field	
	П	VIA	13	Via.i	50	INVERT			Dark Field	
		METAL2	14	metal2.i	51	none			Clear Field	
		,								


# DATA PREP USING CATS



Input File: GDS2- CALMA files (old IC design tool) (filename.gds), all layers, polygons

Output File: MEBES- files for electron beam maskmaking tool, each file one layer, trapezoids only









Light Field: Black is chrome, White is Quartz.


Dark Field: Black is chrome, White is Quartz.







 $BIAS + 1 \mu m$ 

# RIT ADVANCED CMOS



# 12 PHOTO LEVELS + 2 FOR EACH ADDITIONAL METAL LAYER





# ADV-CMOS 150 PROCESS

#### ADV-CMOS Versions 150, Two level Metal

- 1. OX05--- pad oxide 500 Å, Tube 4
- 2. CV02- 1500 Å Si<sub>3</sub>N<sub>4</sub> Deposition
- 3. PH03 level 1- STI
- 4. ET29 etch Nitride
- 5. ET07 ash
- 6. CL01 RCA clean
- 7. OX04 First Oxide Tube 1
- 8. ET06 Etch Oxide
- 9.  $OX04 2^{nd}$  Oxide Tube 1
- 10. ET19
- 11. PH03 level 2 N-Well
- 12. IM01 3E13,  $P^{31}$ , 170 KeV
- 13. ET07 ash
- 14. PH03 level 3 p-well
- 15. IM01 8E13, B<sup>11</sup>, 80 KeV
- 16. ET07 ash
- 17. OX06 Well Drive, Tube 1
- 18. PH03 NMOS Vt
- 19. IM01 3E12,  $B^{11}$ , 30KeV
- 20. ET07 ash

- 21. PH03 level 5 PMOS V<sub>T</sub> adjust 41. CV02 nitride spacer 3500Å 61. ME01 Aluminum
- 22. IM01 1.75E12, B<sup>11</sup>, 60 KeV
- 23. ET07 ash
- 24. ET06 etch 500 Å pad oxide
- 26. ET06 etch native oxide
- 27. OX06 100 Å gate oxide, Tube 4 28. CV01 – poly deposition, 4000 Å
- 29. PH03 level 6 poly gate
- 30. ET08 poly gate plasma etch
- 31. ET07 ash
- 32. CL01 RCA clean
- 33. OX05 poly re-ox, 500 Å, Tube 4 53. RT01 RTP 1 min, 650C
- 34. PH03 level 7 p-LDD
- 35. IM01 4E13, B<sup>11</sup>, 50 KeV
- 36. ET07 ash
- 37. PH03 level 8 n-LDD
- 38. IM01 4E13, P<sup>31</sup>, 60 KeV
- 39. ET07 ash
- 40. CL01 RCA clean


- 42. ET39 sidewall spacer etch 43. PH03 – level 9 - N+D/S
- 44. IM01 4E15, P<sup>31</sup>, 60 KeV
- 25. CL01 pre-gate oxide RCA clean 45. ET07 ash
  - 46. PH03 level 10 P+ D/S
  - 47. IM01 4E15,  $B^{11}$ , 50 KeV
  - 48. ET07 ash
  - 49. CL01 RCA clean
  - 50. OX08 DS Anneal, Tube2,3
  - 51. ET06 Silicide pad ox etch
  - 52. ME03 HF dip & Ti Sputter

  - 54. ET11 Unreacted Ti Etch
  - 55. RT02 RTP 1 min,800C
  - 56. CV03 TEOS, P-5000
  - 57. PH03 level 11 CC
  - 58. ET06 CC etch
  - 59. ET07 ash
  - 60. CL01 RCA clean

62. PH03 – level 12-metal

63. ET15 – plasma Al Etch

- 64. ET07 ash
- 65. CV03 TEOS
- 66. PH03 Via
- 67. ET26 Via Etch
- 68. ME01 Al Deposition
- 69. PH03 Metal 2
- 70. ET07 Ash
- 72. SI01 sinter
- 73. SEM1
- 74. TE01
- 75. TE02
- 76. TE03
- 77. TE04



Rochester Institute of Technology Microelectronic Engineering

 $L = 0.5 \mu m$  $V_{DD} = 3.0 \text{ V}$  $V_{TN} = 0.75 \text{ V}$  $V_{TP} = -0.75V$ 

(Revision 3-19-14)



# STARTING WAFER

# P-type Substrate 10 ohm-cm




Rochester Institute of Technology


# RCA CLEAN AND PAD OXIDE GROWTH

Pad Oxide, 500A Bruce Furnace 04 Recipe 250 ~45 min at 1000 °C


# Substrate 10 ohm-cm



Rochester Institute of Technology Microelectronic Engineering



# BRUCE FURNACE RECIPE 250 500Å DRY OXIDE



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.




Rochester Institute of Technology

# **DEPOSIT SILICON NITRIDE**

Recipe Nitride 810 Nitride, 1500A LPCVD, 810C, ~30min

Substrate 10 ohm-cm




Dr. Lynn Fuller

© April 1, 2014



# LEVEL 1 PHOTO - STI


# Substrate 10 ohm-cm




Rochester Institute of Technology

# SSI COAT AND DEVELOP TRACK FOR 6" WAFERS










# ASML 5500/200



NA = 0.48 to 0.60 variable  $\sigma$ = 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1  $\lambda$ /NA =  $\sim 0.35 \mu m$  for NA=0.6,  $\sigma$  =0.85

Depth of Focus =  $k_2 \lambda/(NA)^2$ = > 1.0  $\mu$ m for NA = 0.6



i-Line Stepper  $\lambda = 365$  nm 22 x 27 mm Field Size

# PLASMA ETCH NITRIDE/OXIDE/SILICON


STI Etch: SF<sub>6</sub> plasma

LAM 490 Etcher, Etch Rate ~1000 Å/min for Nitride

~ 500 Å/min for Oxide

~ 5000 Å/min for silicon

Substrate 10 ohm-cm




Rochester Institute of Technology

# PLASMA ETCH TOOL

Lam 490 Etch Tool Plasma Etch Nitride (~ 1500 Å/min) SF6 flow = 200 sccm Pressure= 260 mTorr Power = 125 watts Time=thickness/rate

Use end point detection capability This system has filters at 520 nm (Channel 12) and 470 nm (Channel 13). In any case the color of the plasma goes from pink/blue to white/blue once the nitride is removed.




Rochester Institute of Technology Microelectronic Engineering




# LAM 490 END POINT


# EPD Total Film Etch (1483A Nitride, 460A Pad oxide)



Rochester Institute of Technology


# APPROACH FOR STI END POINT DETECTION








Step 3 RF Power On Timed Silicon Etch



Rochester Institute of Technology

### SELECTING LAM 490 END POINT PARAMETERS

#### EPD Total Film Etch (1483A Nitride, 460A Pad oxide)



Nitride Etch (Step 2) If no Endpoint is found then Max Etch Time 100 sec

Oxide Etch (Step 3)
If no Endpoint is found then
Max Etch Time 50 sec

Rochester Institute of Technology
Microelectronic Engineering

Sampling A only [520nm ch 12] Active during Step 2 Delay 50 sec before normalizing Normalize for 10 sec Trigger @ 85% of normalized value

Sampling A only [520nm ch 12] Active during Step 3 Delay 30 sec before normalizing Normalize for 10 sec Trigger @ 115% of normalized value

# FINALIZE STI ETCH RECIPE

Process: Step 1 – 260mTorr; 0 watts 200sccm SF6, Max Time = 2 min Time Only

Process: Step 2 –
260mTorr; 125 watts,
200sccm SF6,
Max Time = 1min 40sec
Endpoint and Time
Sampling A (ch12 @ 520nm)
Active during step 02
Delay 50sec before normalizing
Normalize for 10sec
Trigger at 85%

Process: Step 3 –
260mTorr; 125 watts,
200sccm SF6,
Max Time = 50sec
Endpoint and Time
Sampling A (ch12 @ 520nm)
Active during step 03
Delay 30sec before normalizing
Normalize for 10sec
Trigger at 115%

Process: Step 4 – 260mTorr; 125W, 200sccm SF6, Time Only, Max Time = 50 sec




Rochester Institute of Technology



# CONTINUE THE ETCH THRU PAD OXIDE AND INTO THE SILICON

# Substrate 10 ohm-cm



Rochester Institute of Technology

# MEGASONIC RCA CLEAN, SRD & ASHER



RCA Clean Bench

Rochester Institute of Technology Microelectronic Engineering




Asher

# RECESSED OXIDE GROWTH PROCESS FLOW


- § Grow 500A Pad Oxide (thermal)
- § Deposit 1500A Si3N4 by LPCVD

§ Level 1 Lithography to protect Active areas with photoresist

§ Etch Nitride (Plasma)



Rochester Institute of Technology



# RECESSED OXIED GROWTH PROCESS FLOW

**Remove Photo Resist** 

Grow First oxide (Thermal) 3650 Å


**Strip First oxide (Wet)** 






## RECESSED OXIDE GROWTH PROCESS FLOW

§ Grow second Oxide (Thermal) also 3650 Å




Final oxide growth will give correct depth and thickness to achieve a phase shift, meet the previous pad oxide, and satisfy isolation criteria.




Joe Corea 2011


# RECESSED OXIDE GROWTH SIMULATION


Simulation Output was analyzed and determined to be correct





First Oxidation Thickness=3648.53 angstroms (0.364853 um) X.val<sup>5</sup>econd Oxidation Thickness=3665.05 angstroms (0.366505 um) X.val=2 EXTRACT> quit





Rochester Institute of Technology Microelectronic Engineering

Joe Corea 2011


# HOT PHOSPHORIC ACID NITRIDE ETCH

30s Dip in 5:1 BHF, Rinse Hot Phosphoric Acid Wet Nitride Etch. Etch Rate ~80 Å/min Etch ~20 min.

P-well

N-well

Substrate 10 ohm-cm




Rochester Institute of Technology

# HOT PHOSPHORIC ACID ETCH BENCH

- Include D1-D3
- Warm up Hot Phos pot to 175°
- Use Teflon boat to place wafers in acid bath
  - Etch rate of ~80 Å/min
- Rinse for 5 minutes in Cascade Rinse
- SRD wafers





Rochester Institute of Technology


# **WELL DRIVE**

6 hrs, 1100 °C

P-well


N-well

Substrate 10 ohm-cm



Rochester Institute of Technology

## BRUCE FURNACE RECIPE 11 ADV-CMOS WELL DRIVE



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.


# Adv-CMOS Well Drive, No Oxide Growth, Tube 1


Rochester Institute of Technology
Microelectronic Engineering

# CALCULATION OF NMOS AND PMOS VT ADJUST

# Calculate using:

- 1. Hand Calculations
- 2. Silvaco Supreme (Athena)





Rochester Institute of Technology Microelectronic Engineering Michael Latham, May 2005

## **NMOS CALCULATION**

ROCHESTER INSTITUTE OF TECHNOLOGY MOSFETVT.XLS FILE3B

MICROELECTRONIC ENGINEERING 12/28/1995

CALCULATION OF MOSFET THRESHOLD VOLTAGE

LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.

CONSTANTS VARIABLES CHOICES

T=	300 K	Na =	1.00E+17 cm-3	Aluminum gate
KT/q =	0.026 volts	Nd =	1.00E+17 cm-3	n+ Poly gate
ni =	1.45E+10 cm-3	Nss =	1.00E+11 cm-2	p+ Poly gate
Eo =	8.85E-14 F/cm	Xox =	100 Ang	N substrate
Er si =	11.7			Psubstrate

Er si = 11.7 P substrate 1

Er SiO2 = 3.9
E affinity = 4.15 volts Desired VT 0.75
q = 1.60E-19 coul or
Eg = 1.124 volts Delta VT 20
Given Dose (Boron) 1.30E+12

**CALCULATIONS:** 

METAL WORK FUNCTION	=
SEMICONDUCTOR POTENTIAL	= +/-
OXIDE CAPACITANCE / CM2	=
METAL SEMI WORK FUNCTION DIFF	=
FLAT BAND VOLTAGE	=
THRESHOLD VOLTAGE	=
DELTA $VT = VT$ desired - $VT$	=
IMPLANT DOSE	=

RESULTS

4.122988528 volts
0.409409834 volts
3.4515E-07 F/cm2 Wdmax =
-0.998421306 volts
-1.044777963 volts
0.25126959 volts
0.49873041 volts

1.07586E+12 ions/cm2 x 2 =

x 2 = 2.15171E+12

1=yes, 0=No

Select one type of gate

Select one type of substrate

μm

where + is Boron, - is Phosphorous

0.103

# **PMOS CALCULATION**

ROCHESTER INSTITUTE OF TECHNOLOGY MOSFETVT.XLS FILE3B

MICROELECTRONIC ENGINEERING 12/28/1995

CALCULATION OF MOSFET THRESHOLD VOLTAGE

LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.

CONSTANTS VARIABLES CHOICES

					1=y cs, 0=110
T=	300 K	Na =	1.00E+17 cm-3	Aluminum gate	0
KT/q =	0.026 volts	Nd =	1.00E+17 cm-3	n+Poly gate	0 Select one type of gate
ni =	1.45E+10 cm-3	Nss =	1.00E+11 cm-2	p+ Poly gate	1 )
Eo =	8.85E-14 F/cm	Xox =	100 Ang	N substrate	1 Select one type of substrate
Er si =	11.7			P substrate	0 )
Fr SiO2 =	39				

E affinity = 4.15 volts Desired VT -0.75q = 1.60E-19 coul or

Eg = 1.124 volts Delta VT 20 Given Dose (Boron) 1.30E+12

**CALCULATIONS:** 

METAL WORK FUNCTION	=	5.301011472	volts			
SEMICONDUCTOR POTENTIAL	= +/-	0.409409834	volts			
OXIDE CAPACITANCE / CM2	=	3.4515E-07	F/cm2	Wdmax =	0.103	μm
METAL SEMI WORK FUNCTION DIFF	=	0.998421306	volts			
FLAT BAND VOLTACE	_	0.05206465	volte			

RESULTS

THRESHOLD VOLTAGE = 0.95206465 volts

THRESHOLD VOLTAGE = -0.343982903 volts


DELTA VT = VTdesired - VT = -0.406017097 volts

IMPLANT DOSE = -8.75855E+11 ions/cm2


where + is Boron, - is Phosphorous

1-ves 0-No

# **NMOS SIMULATIONS**



# **PMOS SIMULATIONS**




# RESULTS OF CALCULATIONS AND SIMULATIONS

NMOS Desired 0.75, with No Adjust 0.61 From SUPREM 3.0E12 @30 KeV Boron B11 From Hand Calculations 2.15E12

PMOS Desired -0.75, with No Adjust -0.31 From SUPREM 3.5E12 @ 60KeV Phosphorous P31 From Hand Calculations 1.8E12



Rochester Institute of Technology



# RIT's Advanced CMOS Process Integration NMOS VT ADJUST IMPLANT 3.0e12, 30keV, B<sub>11</sub> N-well P-well Substrate 10 ohm-cm Rochester Institute of Technology

© April 1, 2014 Dr. Lynn Fuller

Microelectronic Engineering

Page 51




# PHOTO PMOS VT ADJUST

P-well

N-well

Substrate 10 ohm-cm



Rochester Institute of Technology

# RIT's Advanced CMOS Process Integration PMOS VT IMPLANT 3.5E12, 60keV, P<sub>31</sub> N-well P-well Substrate 10 ohm-cm Rochester Institute of Technology




# STRIP RESIST

P-well

N-well

Substrate 10 ohm-cm



Rochester Institute of Technology


# **OXIDE ETCH**

Etch in 10:1 BOE 45 seconds, Rinse, SRD

P-well

N-well

Substrate 10 ohm-cm



Rochester Institute of Technology


# RCA CLEAN AND GROW GATE OXIDE

Just Prior to Gate Oxide Growth Etch wafers in 50:1 HF, 1 min. Grow Oxide, 100Å, Dry O<sub>2</sub> Bruce Furnace04 Recipe 213

P-well

N-well

Substrate 10 ohm-cm



Rochester Institute of Technology

# INCORPORATING NITROGEN IN THIN GATE OXIDES

In todays deep sub-micron transistors the pMOSFET normally has p+Poly for the gate material. The gate oxide is 100Å or less. The p+ dopant is normally Boron and Boron diffuses quickly (compared to Phosphorous) through oxides. Since the gate oxides are thin this could allow Boron to diffuse through the gate oxide and dope the channel causing the transistors to not function correctly. If some nitrogen is incorporated in the gate oxide the diffusion of Boron is much lower. This project involved developing a gate oxide recipe that will result in nitrogen incorporation in the gate oxide. The recipe included 30 min anneal in N2, 30 min oxynitride growth in N2O and 30 min oxide growth in O2, all at 900 °C. The gate oxides were evaluated at RIT using the ellipsometer (looking for index of refraction in between 1.45 (oxide) and 2.00 (nitride) and thickness near 100Å. The same wafers were also sent to Kodak for XPS analysis to give information on nitrogen content in the oxide.

Rochester Institute of Technology
Microelectronic Engineering

## **BRUCE FURNACE RECIPE 213**

Recipe #213			,	900°C			
Boat O Load	ut Boat I Push	n Stabilize	Ramp-Up	Soak	Soak	Ramp-Down	Boat Out Pull
	800 °C	800 °C		ı			800 °C
25 °C							
Interval 0	Interval 1	Interval 2	Interval 3	Interval 4	Interval 5	Interval 6	Interval 7
Any	12 min	30 min	30 min	30min	30 min	30 min	15 min
0 lpm	5 lpm	5 lmp	10 lpm	10 lpm	10 lpm	10 lpm	5 lpm
none	N2	N2	02	N2O	02	N2	N2


At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

# Dry Oxide Growth with N2O, Target 100 Å

Rochester Institute of Technology

# INCORPORATING NITROGEN IN THIN GATE OXIDES


## XPS Compositional Depth Profiles of SiO<sub>X</sub>N<sub>Y</sub>





# LOCATION FOR MEASUREMENT OF GATE OXIDE

# Measure gate oxide thickness (~100A) in any white active area







## **MEASURE GATE OXIDE ON SCA-2500**

**Login: FACTORY Password: OPER** 

<F1> Operate

<F1> Test Center the wafer on the stage

Select (use arrow keys on the numeric pad (far right on the keyboard)

space bar, page up, etc)

**PROGRAM** = **FAC-P** or **FAC-N** 

LOT ID = HAWAII

WAFER NO. = C1

TOX = 250 (from nanospec)

<F12> start test and wait for measurement

<Print Screen> print results

<F8> exit and log off


<ESC> can be used anytime, but wait for current test to be completed





Rochester Institute of Technology

## SCA MEASUREMENT OF GATE OXIDE




# LPCVD POLY

Polysilicon, 4000A LPCVD, 610C, ~55min 100 sccm of SiH4, 300 mTorr

P-well N-well


Substrate 10 ohm-cm




Rochester Institute of Technology


# LOCATION FOR POLY THICKNESS MEASUREMENT


Measure poly thickness within any active area using thin film stack #4 on nanospec at 40X magnification





Rochester Institute of Technology






# DRYTEK QUAD RIE TOOL




# 2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL



Rochester Institute of Technology Microelectronic Engineering

# PLASMA ETCHING IN THE DRYTEK QUAD



## ANISOTROPIC POLY GATE ETCH RECIPE

# **Anisotropic Poly Gate Etch Recipe**

SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mTorr, 1900 A/min (Anisotropic), Resist Etch Rate 300 A/min, Oxide Etch Rate 200 A/min

Recipe Name: FACPOLY Step 2

Chamber 2

Power 160 watts

Pressure 40 mTorr

Gas SF6

Flow 30 sccm

Gas CHF3

Flow 30 sccm

Gas O2 Endpoint See Video


Flow 5 sccm http://people.rit.edu/lffeee/videos.htm

Poly Etch Rate 1150 Å/min

Photoresist Etch Rate: 300 Å/min

Oxide Etch Rate: 200 Å/min


# **VERIFICATION**




Dr. Lynn Fuller

Page 71

© April 1, 2014









## **POLY REOX OXIDE**

Oxide, 500A
Bruce Furnace 04 Recipe 250
~45 min at 1000 °C






Rochester Institute of Technology



# PHOTO 7 LDD P-TYPE IMPLANT




Substrate 10 ohm-cm




Rochester Institute of Technology



## IMPLANT P-LDD



Substrate 10 ohm-cm



Rochester Institute of Technology

# IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology	Lance Barron
Microelectronic Engineering	Dr. Lynn Fuller
11/20/04	

#### IMPLANT MASK CALCULATOR

### Enter 1 - Yes 0 - No in white boxes

#### **DOPANT SPECIES**

**B11** 

BF2

**P31** 

**MASK TYPE** 

Resist

0

Poly

Oxide

**Nitride** 


**ENERGY** 

50


KeV

Thickness to Mask >1E15/cm3 Surface Concentration

3529.481 Angstroms




Rochester Institute of Technology






# PHOTO 8 LDD N-TYPE IMPLANT



Substrate 10 ohm-cm




Rochester Institute of Technology




## IMPLANT N-LDD

P31, Dose = 4E13, E = 60 KeV



Substrate 10 ohm-cm



Rochester Institute of Technology

# IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology	Lance Barron
Microelectronic Engineering	Dr. Lynn Fuller
11/20/04	

#### IMPLANT MASK CALCULATOR

0

Enter 1 - Yes 0 - No in white boxes

#### **DOPANT SPECIES**

**B11** 

BF2

**P31** 

**MASK TYPE** 

Resist

0

Poly

Oxide

**Nitride** 


**ENERGY** 

60


KeV

Thickness to Mask >1E15/cm3 Surface Concentration

**2798.861** Angstroms



Rochester Institute of Technology



# RCA CLEAN AND LPCVD NITRIDE


LPCVD Nitride 810°C 400 mTorr, NH3 flow = 150 sccm Dichlorosilane flow = 60 sccm

Target 3500 Å


P-well

N-well





Rochester Institute of Technology Microelectronic Engineering



## NITRIDE SIDE WALL SPACERS

Side Wall Spacer

Ion Implant

Nitride as a side wall spacer in deep sub micron transistor fabrication has some advantages over oxide side wall spacers. Nitride LPCVD is a more uniform and more conformal film than LTO. Nitride offers the possibility of end-point detection and higher selectivity during the plasma etch, while an oxide spacer does not.


<u> </u>
250 Watts
40 mTorr
30 sccm
30 sccm
1250 A/min
~ 4% *
~ 950 A/min *
~ 10% *
1.3:1

Rochester Institute of Technology
Microelectronic Engineering

© April 1, 2014 Dr. Lynn Fuller

Page 84

## NITRIDE SIDE WALL SPACERS




Poly thickness =  $2300 \,\text{A}$ Oxide thickness = 1000ASpacer Height =  $2300 \, \text{A}$ Spacer Width = 0.3 um


Special thanks to Dr. Sean Rommel for help in using the new LEO SEM



# SIDE WALL SPACER ETCH IN DRYTEK QUAD


Anisotropic Nitride Etch Drytek Quad Recipe FACSPCR 30 sccm SF6 30 sccm CHF3 Power = 200 watts Pressure = 50 mTorr Etch Rate = 125 nm/min






Rochester Institute of Technology

# AFTER ETCH NITRIDE TO FORM SIDE WALL SPACERS






Rochester Institute of Technology



# **PHOTO 9** N+ D/S





P-well

N-well



Rochester Institute of Technology

## IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology	Lance Barron
Microelectronic Engineering	Dr. Lynn Fuller
11/20/04	

#### IMPLANT MASK CALCULATOR

0

Enter 1 - Yes 0 - No in white boxes

#### **DOPANT SPECIES**

**B11** 

BF2

**P31** 

#### **MASK TYPE**

0

0

0

Resist

Poly

Oxide

**Nitride** 


#### **ENERGY**

60

KeV

Thickness to Mask >1E15/cm3 Surface Concentration


**2798.861** Angstroms




Rochester Institute of Technology



## STRIP RESIST




Include D1-D3 Strip Photresist in Branson Asher



Rochester Institute of Technology



# **PHOTO 10 P+ D/S**







Rochester Institute of Technology



## IMPLANT P + D/S







Rochester Institute of Technology

# IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology	Lance Barron
Microelectronic Engineering	Dr. Lynn Fuller
11/20/2004	

0

#### IMPLANT MASK CALCULATOR

### Enter 1 - Yes 0 - No in white boxes

#### **DOPANT SPECIES**

**B11** BF2

**P31** 

**MASK TYPE** 

Resist

Poly

Oxide

**Nitride** 


**ENERGY** 

50

KeV

Thickness to Mask >1E15/cm3 Surface Concentration


3529.481 Angstroms




Rochester Institute of Technology



# STRIP RESIST, RCA CLEAN




Include D1-D3 Strip Photresist in Branson Asher



Rochester Institute of Technology

## BRUCE FURNACE RECIPE 284 – Adv-CMOS ANNEAL




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

# **DS Implant Anneal, Oxide Growth**

Rochester Institute of Technology
Microelectronic Engineering



# ETCH OXIDE





## TiSi SALACIDE PROCESS

Forming a metal silicide helps reduce the resistance of the polysilicon interconnects and reduces the sheet resistance of the drain/source areas of the transistor. In deep sub-micron CMOS the nMOSFET transistor has n+ poly and the pMOSFET has p+ poly. Normally the poly is doped by ion implantation at the same time the drain and sources is implanted. In this case it is essential to form a silicide to reduce the sheet resistance of the poly and to connect n+ and p+ poly where ever they meet. SALICIDE is an acronym for self-aligned silicide and can be achieved with the following process. Ti (or some other metal) is sputtered on the wafer. It is heated in vacuum or N2 atmosphere to form TiSi where ever the Ti metal is in contact with silicon but not where it is in contact with silicon dioxide. The wafer is etched in sulfuric acid and hydrogen peroxide mixture which removes the metal from the oxide regions leaving TiSi self aligned on the silicon areas. Further heat treating at a higher temperature can convert TiSi to TiSi2 which is lower sheet resistance.

## TiSi SALACIDE PROCESS

# **Sputtering of Titanium:**

Dip in 50:1 HF, Spin Rinse Dry Just prior to metal deposition.

Ti Thickness = 1000Å

4" Target, 350 watts, 5 mTorr, 5 min pre-sputter, 10 min sputter, Rate = 100Å/min

8" Target, 750 watts, 5 mTorr, 5 min pre-sputter, 6 min sputter, Rate = ~176 Å/min





Heater time, 20 min., 300 C Base Pressure <5E-6 Torr





# AFTER Ti SPUTTER





Rochester Institute of Technology

## RTP TO FORM SILICIDE


AG Associates 610

N2

Recipe TISI1.RCP Temp = ~650 C Time = 1 min.


P-well

N-well



Rochester Institute of Technology Microelectronic Engineering

### ETCH REMOVE Ti



Mix new chemicals in 9"x9" Pyrex Dish Use hot plate set to 150 C but etch at 90 C H2S04:H2O2 (1:2), Temp ~90C (self heating) Etch Time = 2 min

Rochester Institute o Rinse, 5 min., Spin-Rinse Dry



## TiSi SALACIDE PROCESS

# **Etching of Ti Metal:**

Heat the Sulfuric Acid:Hydrogen Peroxide (1:2) mixture on a hotplate at 90°C (set plate temperature to 150°C)

Etch for 1 min 30 sec. This should remove the Ti that is on top of the silicon dioxide but not remove TiSi that was formed on the polysilicon and D/S regions. It also removes unreacted Ti metal over the TiSi on the poly and D/S regions.



Courtesy of SMFL





# RTP TO FORM SILICIDE (TiSi2)

AG Associates 610

N2

Recipe TiSi2.RCP Temp = ~800 C

Time = 1 min.

P-well


N-well






# RCA CLEAN AND DEPOSIT LPCVD OXIDE

Target 4000 Å





Rochester Institute of Technology

## PECVD OXIDE FROM TEOS


TEOS Program: (Chamber A) Step 1 Setup Time = 15 secPressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 2 – Deposition Dep Time =  $55 \sec (5000 \text{ Å})$ Pressure = 9 Torr Susceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 3 – Clean Time = 10 secPressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc







## PHOTO 11 CONTACT CUTS




Increase Dose and Develop Time Exposure Dose 185 mj/cm2 Use DEVFAC.RCP





## ETCH CONTACT CUTS



Plasma Etch Using FACCUT in Drytek Quad 200 Watt, 100 mTorr 50 sccm CHF3, 10 sccm CF4 100 sccm Ar

Rochester Institute of Technology


# DRYTEK QUAD ETCH RECIPE FOR CC AND VIA

Recipe Name: **FACCUT** Chamber Power 200W 100 mTorr Pressure Gas 1 CHF3 50 sccm Gas 2 CF4 10 sccm Gas 3 100 sccm Ar O2Gas 4 0 sccm (could be changed to N2)


Å/min **TEOS Etch Rate** 494 Å/min **Annealed TEOS** 450 Å/min Photoresist Etch Rate: 117 Thermal Oxide Etch Rate: 441 Å/min Å/min 82 Silicon Etch Rate Å/min TiSi2 Etch Rate


> Rochester Institute of Technology Microelectronic Engineering

US Patent 5935877 - Etch process for forming contacts over titanium silicide



### FACCCUT RECIPE






### CONTACT CUT ETCH RECIPE

Theory: The CHF3 and CF4 provide the F radicals that do the etching of the silicon dioxide, SiO2. The high voltage RF power creates a plasma and the gasses in the chamber are broken into radicals and ions. The F radical combines with Si to make SiF4 which is volatile and is removed by pumping. The O2 in the oxide is released and also removed by pumping. The C and H can be removed as CO, CO2, H2 or other volatile combinations. The C and H can also form hydrocarbon polymers that can coat the chamber and wafer surfaces. The Ar can be ionized in the plasma and at low pressures can be accelerated toward the wafer surface without many collisions giving some vertical ion bombardment on the horizontal surfaces. If everything is correct (wafer temperature, pressure, amounts of polymer formed, energy of Ar bombardment, etc.) the SiO2 should be etched, polymer should be formed on the horizontal and vertical surfaces but the Ar bombardment on the horizontal surfaces should remove the polymer there. The O2 (O radicals) released also help remove polymer. Once the SiO2 is etched and the underlying Si is reached there is less O2 around and the removal of polymer on the horizontal surfaces is not adequate thus the removal rate of the Si is reduced. The etch rate of SiO2 should be 4 or 5 times the etch rate of the underlying Si. The chamber should be cleaned in an O2 plasma after each wafer is etched.


Rochester Institute of Technology Microelectronic Engineering US Patent 5935877 - Etch process for forming contacts over Titanium Silicide



# STRIP RESIST



Include D1-D3 Strip Photresist in Branson Asher



Rochester Institute of Technology

### RCA CLEAN



 $NH_4OH - 1$  part  $H_2O_2 - 3$  parts  $H_2O - 15$  parts 70 °C, 15 min.

DI water rinse, 5 min.

 $H_20 - 50$ HF - 1 60 sec.

### **HPM**

DI water rinse, 5 min.

HCL - 1part  $H_2O_2$  - 3parts  $H_2O$  - 15parts 70 °C, 15 min

DI water rinse, 5 min.

H<sub>2</sub>0 - 50 HF - 1 60 sec.


DI water rinse, 5 min.


SPIN/RINSE DRY

Rochester Institute of Technology
Microelectronic Engineering

Clean includes 50:1 HF Dip twice once after each bath to remove chemically grown oxide

# LPCVD TUNGSTEN PLUGS






Rochester Institute of Technology


# **DEPOSIT ALUMINUM**

# 0.75 µm Aluminum




© April 1, 2014 Dr. Lynn Fuller

### PHOTO 12 METAL ONE



# **ALUMINUM ETCH USING LAM4600**






Rochester Institute of Technology Microelectronic Engineering

### **INTRODUCTION**

The LAM4600 is a Reactive Ion Etch (RIE) Tool for Anisotropic Aluminum Plasma Etch. It is a load lock vacuum system to keep room air out of the main etch chamber. The entire system is heated slightly above room temperature because the byproducts of the etch (Aluminum/Chlorides) are volatile and can be pumped out of the chamber but at a slightly lower temperature the byproducts will deposit on the inside surfaces of the tool, pump lines, and pumps. The Gas Reactor Column (GRC) removes the chlorine byproducts from the gas that is exhausted to the outside world. Endpoint detection is available and is based on plasma brightness (similar to the LAM490 tool) Other materials can be etched with these chemicals. The tool has a built in water rinse station at the exit that can be used (or not) to reduce chlorine residue on the wafers. We do an external SRD rinse on the wafers after etching.



Rochester Institute of Technology
Microelectronic Engineering

### LAM 4600 ALUMINUM ETCHER

Aluminum Plasma Etch Chemistry

Cl2 – Reduces Pure Aluminum

BCl3 – Etches native Aluminum Oxide

-Increases Physical Sputtering

N2 – Dilute and Carrier for the chemistry


Chloroform – Helps Anisotropy and reduces photoresist damage



Rochester Institute of Technology

# LAM4600 ANISOTROPIC ALUMINUM ETCH

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
O2 111	0	0	0	0	0
N2 222	13	13	20	25	25
BCI 333	<b>50</b>	<b>50</b>	25	25	0
Cl2 444	10	10	30	23	0
Ar 555	0	0	0	0	0
CFORM 666	8	8	8	8	8
Complete	Stabl	Time	Time	Oetch	Time
Time (s)	15	8	200	10%	15



Fuller April 2013 – 200s Fuller, January 2012 -300s Fuller, March 2011 -230s Rate ~38Å/s

Thickness = 7500Å


Various tool modifications resulted in different etch rates for different years


Channel	В
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Endpoint (not used)




# **ALUMINUM ETCH**





Rochester Institute of Technology


# **RESIST STRIP**






Rochester Institute of Technology

# **LTO**





Rochester Institute of Technology


### PECVD OXIDE FROM TEOS


TEOS Program: (Chamber A) Step 1 Setup Time = 15 secPressure = 9 TorrSusceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 0 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 2 – Deposition Dep Time =  $55 \sec (5000 \text{ Å})$ Pressure = 9 Torr Susceptor Temperature= 390 C Susceptor Spacing= 220 mils RF Power = 205 watts TEOS Flow = 400 sccO2 Flow = 285 sccStep 3 – Clean Time = 10 secPressure = Fully Open Susceptor Temperature= 390 C Susceptor Spacing= 999 mils RF Power = 50 watts TEOS Flow = 0 sccO2 Flow = 285 scc






# **CMP**





Rochester Institute of Technology


# PHOTO FOR VIA, THEN VIA ETCH, RESIST STRIP





Rochester Institute of Technology

### **METAL TWO**




# **Aluminum deposition using PE4400**

Base pressure: 1E-6 Torr

Sputter Etch 15 min.
Power: 400W for Aluminum target

Sputter pressure: 5 mTorr

Argon flow: 40 sccm
Deposition time: 200 min
Deposition time: 37 Å/min



# PE4400 SPUTTER / SPUTTER ETCH TOOL





Rochester Institute of Technology Microelectronic Engineering

#### PE4400 – AL THICKNESS NON UNIFORMITY

#### FileName: C:\4P\Factory.pri\Al THK.rcp\0105I027.RsM CDE ResMap RunTitle

MyLot MyWafer otID, WaferID 08:02 01/05/10 unDate ecip Name Factory Al THK per[Engr[Equp]: CDE[Customer [ResMap]

SinglePrbCnfg aferDia 12.0 FollowMajorFlat dgeExclusn rohePoints: 61 #Good: 61


Avg 11.169K Ohms/sq tdDev 971.858 8.701% 3Sqma=26.104% in 8693.4 Max 12.14K Range 3448.2 Mx-Mn)/(Mx+Mn) 16.55% (-)/2Av 15.44% min: 22.17% Lmax: 8.70% (-)/Av 30.87% radients: R/2=5.420% ~R=7.823% erit: 10.9 50% 2.02 25.0 sns 9.584 IdvMx 0.455 VsnsMx 4.99m

ataRejectSigma: 3.0 Ave = 11.17K

Min = 8.69K

Max = 12.1K

Non Uniformity =  $1\underline{6}.55\%$ 



### Aluminum deposition using PE4400

Base pressure: 1E-6 Torr


Sputter Etch 15 min.

Power: 400W for Aluminum target


Sputter pressure: 5 mTorr

Argon flow: 40 sccm


Deposition time: 200 min Dep rate: 37 Å/min



11.493K



9225.55 8901.60



### PE4400 SPUTTER ETCH RATE

	A	В	С	D	Е	F	G	Н	I
1									
		Original	Post Etch			Original	Post Etch		Original
	1	1992	1506	A	verage	2241.279	1685,459		2242.28
	2	2046	1543	S	itd. Dev	115.8784	86.18035		116,699
	3	2059	1545		Min	1981	1500		1981.3
;	4	2030	1518		Max	2414	1815		2417.3
	5	1981	1500		Range	433	315		436.05
	6	2111	1597						
	7	2155	1624	Et	tch Rate	18.52732	Ałmin		18.54933
)	8	2168	1629						
	9	2172	1000		~4	4	4 - 1	4	
		2112	1623	_ ine s	Smil	ter e	ich ra	ite w.	as ca
12	10	2062	1542				tch ra		
_	10 11								
2  3   <b>4</b>		2062	1542	meas	sure	d alu	minu	m th	ickn
3	11	2062 2252	1542 1696	meas	sure	d alu		m th	ickn
3 <b>•</b>	11	2062 2252 2273	1542 1696 1709	meas sputt	sure er e	d alu tch.	minu Meas	m th	ickn nents
	11 12 13	2062 2252 2273 2007	1542 1696 1709 1519	meas sputt	sure er e	d alu tch.	minu	m th	ickn nents
i	11 12 13 14	2062 2252 2273 2007 2124	1542 1696 1709 1519 1604	meas sputt 4poin	sure ter e nt p	d alu tch. robe	minu Meas thick	m thi suren	icknonents tech
; ;	11 12 13 14 15	2062 2252 2273 2007 2124 2238	1542 1696 1709 1519 1604 1689	meas sputt 4poin resis	sure ter e nt pr tivit	d alu tch. robe y ma	minu Meas	m thisuren ness The	icknents tech e spu

~18Å/min

alculated from less before and after ts were made using nnique on the CDE utter etch rate of

Post Etch 1685.8

aluminum was 18 A per minute.

Power = 500 watts Pressure = 5 mTorrFlow = 20 sccmTable Rotation = Yes



**Page 129** 


# SUMMARY - FOR SPUTTERING IN PE4400


- 1. Smoother films can be deposited at lower powers.
- 2. Thinner films are smoother.
- 3. To quantify the roughness/smoothness the Veeco Wyco Optical Surface Profilometer is useful.
- 4. The deposition rate is lower at lower powers.
- 5. Deposition times become many hours for low power and film thickness approaching 1 micron.
- 6. Moving the wafers closer to the target increases sputter rate and surface roughness. (The height is as close as possible now "C")
- 7. Rough films give problems for lithography and etching.
- 8. Surface roughness needs to be less than 10nm RMS for successful lithography and plasma etching.
- 9. Best conditions observed so far are, 300 watts, 5 mT, 40 sccm, to give a deposition rate of 37Å/min and surface roughness of ~11nm RMS for a film thickness of ~7500 Å. after 180 min sputter time.
  - 10. Non uniformity is 22%. Wafers are thinner toward the flat.

# **VEECO WYCO NT1100 OPTICAL PROFILOMETER**

# Used to measure RMS surface roughness








# **ALUMINUM ETCH USING LAM4600**






Rochester Institute of Technology Microelectronic Engineering

### LAM4600 ANISOTROPIC ALUMINUM ETCH

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
O2 111	0	0	0	0	0
N2 222	13	13	20	25	25
BCI 333	50	<b>50</b>	25	25	0
Cl2 444	10	10	30	23	0
Ar 555	0	0	0	0	0
CFORM 666	8	8	8	8	8
Complete	Stabl	Time	Time	Oetch	Time
Time (s)	15	8	200	10%	15



Fuller April 2013 – 200s Fuller, January 2012 -300s Fuller, March 2011 -230s Rate ~38Å/s


Thickness = 7500Å

Various tool modifications resulted in different etch rates for different years

Channel	В
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Endpoint (not used)

# RESIST STRIP AND SINTER





Bruce Furnace 02

Recipe 101: 450C, H<sub>2</sub>N<sub>2</sub>, 30min

### BRUCE FURNACE RECIPE 101 SINTER

**SINTER Recipe #101** 

Verified: 2-24-04

\ 	Varm	Push S	tabilize 450°C	Soak	Anneal	Pull
25 °C						25 °C
Interval 0	1	2	3	4	5	6
Any` 0 lmp None	90 10 N2	12 10 N2/H2	15 10 N2/H2	30 5 N2/H2	5 10 N2	15 min 5 lpm N2


At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Rochester Institute of Technology

Microelectronic Engineering

Sinter, Tube 2


### **SINTER**





Rochester Institute of Technology Microelectronic Engineering

# ADV-CMOS 150






Rochester Institute of Technology

### MESA WIPTRACKING SYSTEM


The process is long and complicated and will take many months to complete each lot. A computerized record keeping system is required to provide instructions and collect data. MESA (Manufacturing Execution System Application) from Camstar, Inc.

runs on our AS/400 computer.



### **SUMMARY**


The process described can be used down to  $\sim 0.25 \ \mu m$  gate length.



Rochester Institute of Technology

### REFERENCES

- 1. Silicon Processing for the VLSI Era, Volume 1 Process Technology, 2<sup>nd</sup>, S. Wolf and R.N. Tauber, Lattice Press.
- 2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.



# HOMEWORK – ADVCMOS PROCESS INTEGRATION

- 1. Why do we want the surface concentration under the shallow trench in the p-well to be above some given value?
- 2. Why are the well implant energies greater than 150 KeV?
- 3. When checking material thickness for the ability to block D/S implant, which implant type and which material is the most critical.
- 4. Why is a nitride spacer (instead of oxide) used.
- 5. What are the two main purposes of the silicide in this process?
- 6. Why is the gate doped N-type on the NMOS and P-type on the PMOS devices?
- 7. What is the poly sheet resistance?
- 8. What is the purpose of the N2O in the gate oxide growth recipe?

