

**ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING**

RIT's Advanced CMOS Process
 $\lambda=0.25 \mu\text{m}$, $L_{\text{poly}}=0.5 \mu\text{m}$, $L_{\text{eff}}=100\text{nm}$

Dr. Lynn Fuller
Samarth Parikh, Chandan Amareshbabu

webpage: <http://people.rit.edu/lffeee/>

Microelectronic Engineering
Rochester Institute of Technology
82 Lomb Memorial Drive
Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


email: Lynn.Fuller@rit.edu

microE webpage: <http://www.microe.rit.edu>

OUTLINE

Introduction

Advanced CMOS Process Details




INTRODUCTION

RIT is supporting two different CMOS process technologies. The older p-well CMOS and SMFL-CMOS have been phased out. The SUB-CMOS process is used for standard 3 Volt Digital and Analog integrated circuits. This is the technology of choice for teaching circuit design and fabricating CMOS circuits at RIT. The ADV-CMOS process is intended to introduce our students to process technology that is close to industry state-of-the-art. This process is used to build test structures and develop new technologies at RIT.

RIT p-well CMOS	$\lambda = 4 \mu\text{m}$	$L_{\text{min}} = 8 \mu\text{m}$
RIT SMFL-CMOS	$\lambda = 1 \mu\text{m}$	$L_{\text{min}} = 2 \mu\text{m}$
RIT Sub μ -CMOS	$\lambda = 0.5 \mu\text{m}$	$L_{\text{min}} = 1.0 \mu\text{m}$
RIT Advanced-CMOS	$\lambda = 0.25 \mu\text{m}$	$L_{\text{min}} = 0.5 \mu\text{m}$

LAMBDA, L_{min} , L_{drawn} , L_{mask} , L_{poly} , L_{int} , L_{eff} , L



Internal Channel Length, L_{int} = distance between junctions, including under diffusion
 Effective Channel Length, L_{eff} = distance between space charge layers, $V_d = V_s = 0$
 Channel Length, L , = distance between space charge layers, when $V_d =$ what it is
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

INTRODUCTION

Advanced Processes Used:

Shallow Trench Etch with Endpoint
Trench PECVD TEOS fill and CMP
Silicide TiSi₂, Recipes for Rapid Thermal Processor
Dual Doped Gate, Ion Implant and Mask Details
Anisotropic Poly Etch
100 Å Gate Oxide Recipe with N₂O
Nitride Spacer, New Anisotropic Nitride Etch
Plasma Etch of Contacts and Vias
Aluminum Metal, W Plugs Deposition, CMP of Oxide
Canon and ASML Masks
Canon and ASML Stepper Jobs
MESA Process, Products, Instructions, Parameters

RIT ADVANCED CMOS VER 150

RIT Advanced CMOS

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$ or 10 ohm-cm, p

$N_{n\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

$N_{p\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

Shallow Trench Isolation

Field Ox (Trench Fill) = 4000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$

$L_{min} = 0.5 \text{ } \mu\text{m}$, $L_{poly} = 0.35 \text{ } \mu\text{m}$, $L_{eff} = 0.11 \text{ } \mu\text{m}$

LDD/Nitride Side Wall Spacers

TiSi₂ Salicide

Tungsten Plugs, CMP, 2 Layers Aluminum



Long Channel Behavior

$V_{dd} = 3.3 \text{ volts}$

$V_{to} = \pm 0.75 \text{ volts}$

PROCESS CALCULATIONS

Built in Voltage: $\Psi_o = KT/q \ln (N_a N_d / n_i^2)$

Width of Space Charge Layer: $W_{sc} = [(2\epsilon/q)(\Psi_o + V_R)(1/N_a + 1/N_d)]^{1/2}$

$$E_o = - [(2q/\epsilon)(\Psi_o + V_R)(N_a N_d / (N_a + N_d))]^{1/2}$$

Example:

$$\Psi_o = 0.026 \ln (1E17 \cdot 1E17 / 1.45E10^2) = 0.82$$

$$W_{sc} @ 0V = [(2(11.7)(8.85E-14) / 1.6E-19)(0.82)(1/1E17 + 1/1E17)]^{1/2}$$


= 0.15 μm and **0.07** μm on each side of the junction

$$W_{sc} @ 3.3V = [(2(11.7)(8.85E-14) / 1.6E-19)(0.82 + 3.3)(1/1E17)]^{1/2}$$

= 0.33 μm and **0.16** μm on each side of the junction


$$E_o = - 2.5E5 \text{ V/cm}$$

Source at 0 V  Drain at 3.3V




$$\epsilon = \epsilon_o \epsilon_r = 8.85E-12 (11.7) \text{ F/m}$$


$$L_{eff} = 0.5 - 0.07 - 0.16 = \sim 0.27 \mu\text{m}$$



RIT ADVANCED CMOS



ASML 5500/200




NA = 0.48 to 0.60 variable
 $\sigma = 0.35$ to 0.85 variable
With Variable Kohler, or
Variable Annular illumination
Resolution = $K_1 \lambda / NA$
 $\approx 0.35 \mu\text{m}$
for NA=0.6, $\sigma = 0.85$
Depth of Focus = $k_2 \lambda / (NA)^2$
 $\Rightarrow 1.0 \mu\text{m}$ for NA = 0.6




i-Line Stepper $\lambda = 365 \text{ nm}$
22 x 27 mm Field Size

***MULTI-LAYER ALUMINUM, W PLUGS, CMP,
DAMASCENE OF LOCAL W INTERCONNECT***

Multi-layer aluminum interconnect with tungsten plugs, CMP, and damascene of local tungsten interconnect.



JOHN GALT CMOS TESTCHIP



2010

MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

<http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes>

MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M_SUBM

General Information

[About MOSIS](#)
[Products](#)
[Processes](#)
[Prices](#)
[Support](#)
[User Group](#)
[Events](#)
[Job Openings](#)
[News](#)

Work with MOSIS

[Overview](#)
[Getting Started](#)
[Design and Test](#)

Requests

[Run Status](#)
[Project Status](#)
[Test Data](#)

Docs and Forms

[Documents](#)
[Forms/Agreements](#)
[Web Forms](#)

Quick Reference

[New Users](#)
[Experienced Users](#)
[Purchasing Agents](#)
[Design and Test](#)
[Academic Institutions](#)
[Export Program](#)
[Submit A Project](#)

Search MOSIS

Search

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (SCMOS), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or technology codes), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, [section 2.4](#)).

Fabricated on [TSMC](#), [AMIS](#), and [Agilent/HP](#) 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
<u>N_WELL</u>	42	CWN		1	
<u>ACTIVE</u>	43	CAA		2	
<u>THICK_ACTIVE</u>	60	CTA		24	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>POLY</u>	46	CPG		3	
<u>SILICIDE_BLOCK</u>	29	CSB		20	Optional for Agilent/HP; not available for AMI
<u>N_PLUS_SELECT</u>	45	CSN		4	
<u>P_PLUS_SELECT</u>	44	CSP		4	
<u>CONTACT</u>	25	CCC CCG		5, 6, 13	
<u>POLY_CONTACT</u>	47	CCP		5	Can be replaced by CONTACT
<u>ACTIVE_CONTACT</u>	48	CCA		6	Can be replaced by CONTACT
<u>METAL1</u>	49	CM1 CMF		7	
<u>VIA</u>	50	CV1 CVA		8	
<u>METAL2</u>	51	CM2 CMS		9	
<u>VIA2</u>	61	CV2 CVS		14	
<u>METAL3</u>	62	CM3 CMT		15	
<u>VIA3</u>	30	CV3 CVT		21	
<u>METAL4</u>	31	CM4 CMQ		22	
<u>GLASS</u>	52	COG		10	
<u>PADS</u>	26	XP			Non-fab layer used to highlight pads
Comments	--	CX			Comments

TSMC	0.35 micron 2P4M (4 Metal Polycided, 3.3 V/5 V)	0.25	SCN4ME
------	--	------	--------

MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS










MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	

MORE LAYERS USED IN MASK MAKING







LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask


OTHER LAYERS

Design Layers

- N-WELL (42) 
- ACTIVE (43) 
- POLY (46) 
- P-SELECT (44) 
- N-SELECT (45) 
- CC (25) 
- METAL 1 (49) 
- VIA (50) 
- METAL 2 (51) 

Other Design Layers

- P+ Resolution (87) 
- STI Resolution (82) 
- Stop Resolution (84) 
- Vt Resolution (85) 
- Active Resolution (83) 
- N+ Resolution (88) 



MASK ORDER FORM

Rochester Institute of Technology
Semiconductor & Microsystems Fabrication Laboratory


Mask Making
Order Request

RIT Mask order form
is found at the
following link:

http://smfl.microe.rit.edu/forms/Order_Request.dot

Customer Information	
Name	
Company	
Department	
Street Address	
City, State and Zip Code	
Phone Number	() -
Project Code	
E-mail Address	
Order Date	July 23, 2007
Order Due Date	

Mask Information	
SEE PAGE 2 FOR INSTRUCTIONS ON CREATING YOUR GDS FILE!	
Design Name	.gds
Number of Design Layers in Layout	
Number of Mask Levels	
Cell Layout Size	X: μm Y: μm
Alignment Key (Center of Die is Origin)	X: μm Y: μm
Fracture Resolution	<input type="checkbox"/> 0.5 μm <input type="checkbox"/> μm
Scale Factor	5X
Orientation	<input type="checkbox"/> Mirror135 <input type="checkbox"/>
Rotation	<input type="checkbox"/> None <input type="checkbox"/>
Plate Size	5" x 5" x 0.090" - Email for other sizes
Number of Levels on Plate	1
Array	<input type="checkbox"/> None <input type="checkbox"/> Array with rows and columns




Rochester Institute of Technology
Microelectronic Engineering

MASK ORDER CONTINUED


1	STI	1	Active.i	43	(43 OR 81 OR 83 or 82) plus Tilir	Clear Field
			alignment	81		
			active lettering	83		
			nw_res	82		
2	NWELL	2	N_well.i	42	INVERT	Dark Field
3	PWELL	3	N_well.i	42	none	Clear Field
4	NVT	4	N_plus_select.i	45	(45 OR 85) INVERT	Dark Field
			pmos_vt	85		
4	PVT	5	P_plus_select.i	44	(44 OR 85) INVERT	Dark Field
			pmos_vt	85		
4	POLY	6	Poly.i	46	none	Clear Field
	PLDD	7	P_plus_select.i	44	(44 OR 86) INVERT	Dark Field
4	NLDD	8	N_plus_select.i	45	(45 OR 86) INVERT	Dark Field
			LDD	86		
4	N+DS	9	P_plus_select.i	44	(45 OR 88)	Clear Field
			n_plus	88		
4	P+DS	10	N_plus_select.i	45	(45 OR 87)	Clear Field
			p_plus	87		
4	CC	11	contact	25	(25 OR 48 OR 47) INVERT	Dark Field
			Active_contact.i	48		
			Poly_contact.i	47		
4	METAL1	12	metal1.i	49	none	Clear Field
	VIA	13	Via.i	50	INVERT	Dark Field
4	METAL2	14	metal2.i	51	none	Clear Field

DATA PREP USING CATS




Input File: GDS2- CALMA files (old IC design tool) (filename.gds), all layers, polygons


Output File: MEBES- files for electron beam maskmaking tool, each file one layer, trapezoids only



Dark Field: Black is chrome, White is Quartz.




Light Field: Black is chrome, White is Quartz.





BIAS +1 μ m

RIT ADVANCED CMOS




12 PHOTO LEVELS + 2 FOR EACH ADDITIONAL METAL LAYER



ADV-CMOS 150 PROCESS

ADV-CMOS Versions 150, Two level Metal

- | | | | |
|--|--|---|---------------------------|
| 1. OX05--- pad oxide 500 Å, Tube 4 | 21. PH03 – level 5 – PMOS V_T adjust | 41. CV02 – nitride spacer 3500Å | 61. ME01 – Aluminum |
| 2. CV02- 1500 Å Si_3N_4 Deposition | 22. IM01 – 1.75E12, B ¹¹ , 60 KeV | 42. ET39 – sidewall spacer etch | 62. PH03 – level 12-metal |
| 3. PH03 – level 1- STI | 23. ET07 – ash | 43. PH03 – level 9 - N+D/S | 63. ET15 – plasma Al Etch |
| 4. ET29 - etch Nitride | 24. ET06 – etch 500 Å pad oxide | 44. IM01 – 4E15, P ³¹ , 60 KeV | 64. ET07 – ash |
| 5. ET07 – ash | 25. CL01 – pre-gate oxide RCA clean | 45. ET07 – ash | 65. CV03 – TEOS |
| 6. CL01 – RCA clean | 26. ET06 – etch native oxide | 46. PH03 – level 10 - P+ D/S | 66. PH03 – Via |
| 7. OX04 – First Oxide Tube 1 | 27. OX06 – 100 Å gate oxide, Tube 4 | 47. IM01 – 4E15, B ¹¹ , 50 KeV | 67. ET26 Via Etch |
| 8. ET06 – Etch Oxide | 28. CV01 – poly deposition, 4000 Å | 48. ET07 – ash | 68. ME01 Al Deposition |
| 9. OX04 – 2 nd Oxide Tube 1 | 29. PH03 – level 6 – poly gate | 49. CL01 – RCA clean | 69. PH03 – Metal 2 |
| 10. ET19 | 30. ET08 – poly gate plasma etch | 50. OX08 – DS Anneal, Tube2,3 | 70. ET07 - Ash |
| 11. PH03 – level 2 N-Well | 31. ET07 – ash | 51. ET06 – Silicide pad ox etch | 72. SI01 – sinter |
| 12. IM01 – 3E13, P ³¹ , 170 KeV | 32. CL01 – RCA clean | 52. ME03 – HF dip & Ti Sputter | 73. SEM1 |
| 13. ET07 – ash | 33. OX05 – poly re-ox, 500 Å, Tube 4 | 53. RT01 – RTP 1 min, 650C | 74. TE01 |
| 14. PH03 – level 3 – p-well | 34. PH03 – level 7 - p-LDD | 54. ET11 – Unreacted Ti Etch | 75. TE02 |
| 15. IM01 – 8E13, B ¹¹ , 80 KeV | 35. IM01 – 4E13, B ¹¹ , 50 KeV | 55. RT02 – RTP 1 min,800C | 76. TE03 |
| 16. ET07 – ash | 36. ET07 – ash | 56. CV03 – TEOS, P-5000 | 77. TE04 |
| 17. OX06 – Well Drive, Tube 1 | 37. PH03 – level 8 – n-LDD | 57. PH03 – level 11 - CC | |
| 18. PH03 – NMOS Vt | 38. IM01 – 4E13, P ³¹ , 60 KeV | 58. ET06 – CC etch | |
| 19. IM01 – 3E12, B ¹¹ , 30KeV | 39. ET07 – ash | 59. ET07 – ash | |
| 20. ET07 - ash | 40. CL01 – RCA clean | 60. CL01 – RCA clean | |



Rochester Institute of Technology
Microelectronic Engineering

$L = 0.5 \mu m$
 $V_{DD} = 3.0 V$
 $V_{TN} = 0.75 V$
 $V_{TP} = - 0.75V$

(Revision 3-19-14)


STARTING WAFER

P-type Substrate 10 ohm-cm

RCA CLEAN AND PAD OXIDE GROWTH


Pad Oxide, 500A
Bruce Furnace 04 Recipe 250
~45 min at 1000 °C

Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 250 500Å DRY OXIDE

Recipe #250



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

DEPOSIT SILICON NITRIDE


Recipe Nitride 810
Nitride, 1500A
LPCVD, 810C, ~30min

Substrate 10 ohm-cm




*Rochester Institute of Technology
Microelectronic Engineering*

LEVEL 1 PHOTO - STI



Substrate 10 ohm-cm




SSI COAT AND DEVELOP TRACK FOR 6" WAFERS




SSI coat and develop track

ASML 5500/200




NA = 0.48 to 0.60 variable
 $\sigma = 0.35$ to 0.85 variable
With Variable Kohler, or
Variable Annular illumination
Resolution = $K_1 \lambda / NA$
 $\approx 0.35 \mu\text{m}$
for NA=0.6, $\sigma = 0.85$
Depth of Focus = $k_2 \lambda / (NA)^2$
 $\approx 1.0 \mu\text{m}$ for NA = 0.6



i-Line Stepper $\lambda = 365 \text{ nm}$
22 x 27 mm Field Size


PLASMA ETCH NITRIDE/OXIDE/SILICON



STI Etch: SF₆ plasma

LAM 490 Etcher, Etch Rate ~1000 Å/min for Nitride
~ 500 Å/min for Oxide
~ 5000 Å/min for silicon

Substrate 10 ohm-cm



PLASMA ETCH TOOL

Lam 490 Etch Tool
Plasma Etch Nitride ($\sim 1500 \text{ \AA}/\text{min}$)
SF6 flow = 200 sccm
Pressure = 260 mTorr
Power = 125 watts
Time = thickness/rate


Use end point detection capability
This system has filters at 520 nm (Channel 12) and 470 nm (Channel 13). In any case the color of the plasma goes from pink/blue to white/blue once the nitride is removed.




LAM 490 END POINT

EPD Total Film Etch (1483A Nitride, 460A Pad oxide)

Using 520 nm Filtered Signal




APPROACH FOR STI END POINT DETECTION



SELECTING LAM 490 END POINT PARAMETERS

EPD Total Film Etch (1483A Nitride, 460A Pad oxide)



Nitride Etch (Step 2)
 If no Endpoint is found then
 Max Etch Time 100 sec

Oxide Etch (Step 3)
 If no Endpoint is found then
 Max Etch Time 50 sec

Sampling A only [520nm ch 12]
 Active during Step 2
 Delay 50 sec before normalizing
 Normalize for 10 sec
 Trigger @ 85% of normalized value

Sampling A only [520nm ch 12]
 Active during Step 3
 Delay 30 sec before normalizing
 Normalize for 10 sec
 Trigger @ 115% of normalized value


FINALIZE STI ETCH RECIPE

**Process: Step 1 –
260mTorr; 0 watts
200sccm SF6,
Max Time = 2 min
Time Only**


**Process: Step 2 –
260mTorr; 125 watts,
200sccm SF6,
Max Time = 1min 40sec
Endpoint and Time
Sampling A (ch12 @ 520nm)
Active during step 02
Delay 50sec before normalizing
Normalize for 10sec
Trigger at 85%**

**Process: Step 3 –
260mTorr; 125 watts,
200sccm SF6,
Max Time = 50sec
Endpoint and Time
Sampling A (ch12 @ 520nm)
Active during step 03
Delay 30sec before normalizing
Normalize for 10sec
Trigger at 115%**


**Process: Step 4 –
260mTorr; 125W,
200sccm SF6,
Time Only,
Max Time = 50 sec**



CONTINUE THE ETCH THRU PAD OXIDE AND INTO THE SILICON



Substrate 10 ohm-cm



MEGASONIC RCA CLEAN, SRD & ASHER



RCA Clean Bench

*Rochester Institute of Technology
Microelectronic Engineering*



Asher


RECESSED OXIDE GROWTH PROCESS FLOW

§ **Grow 500A Pad Oxide (thermal)**

§ **Deposit 1500A Si₃N₄ by LPCVD**

§ **Level 1 Lithography to protect Active areas with photoresist**


§ **Etch Nitride (Plasma)**




Joe Corea 2011

RECESSED OXIED GROWTH PROCESS FLOW


§ Remove Photo Resist



§ Grow First oxide (Thermal) 3650 Å




§ Strip First oxide (Wet)




Joe Corea 2011

RECESSED OXIDE GROWTH PROCESS FLOW

§ **Grow second Oxide (Thermal) also 3650 Å**





Final oxide growth will give correct depth and thickness to achieve a phase shift, meet the previous pad oxide, and satisfy isolation criteria.





RECESSED OXIDE GROWTH SIMULATION

Simulation Output was analyzed and determined to be correct




First Oxidation Thickness=3648.53 angstroms (0.364853 um) X.val=2
EXTRACT> quit

Second Oxidation Thickness=3665.05 angstroms (0.366505 um) X.val=2
EXTRACT> quit




HOT PHOSPHORIC ACID NITRIDE ETCH

30s Dip in 5:1 BHF, Rinse
Hot Phosphoric Acid
Wet Nitride Etch.
Etch Rate $\sim 80 \text{ \AA}/\text{min}$
Etch $\sim 20 \text{ min.}$



Substrate 10 ohm-cm




HOT PHOSPHORIC ACID ETCH BENCH

- Include D1-D3
- Warm up Hot Phos pot to 175°
- Use Teflon boat to place wafers in acid bath
 - Etch rate of $\sim 80 \text{ \AA}/\text{min}$
- Rinse for 5 minutes in Cascade Rinse
- SRD wafers




WELL DRIVE

6 hrs, 1100 °C




Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 11 ADV-CMOS WELL DRIVE

Recipe #11



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.


Adv-CMOS Well Drive, No Oxide Growth, Tube 1

Rochester Institute of Technology
Microelectronic Engineering

CALCULATION OF NMOS AND PMOS VT ADJUST

Calculate using:

1. Hand Calculations
2. Silvaco Supreme (Athena)



NMOS CALCULATION

ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING

MOSFET.VT.XLS
12/28/1995

FILE3B

CALCULATION OF MOSFET THRESHOLD VOLTAGE

LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.

CONSTANTS

T= 300 K
 KT/q = 0.026 volts
 ni = 1.45E+10 cm-3
 Eo = 8.85E-14 F/cm
 Er si = 11.7
 Er SiO2 = 3.9
 E affinity = 4.15 volts
 q = 1.60E-19 coul
 Eg = 1.124 volts

VARIABLES

Na = 1.00E+17 cm-3
 Nd = 1.00E+17 cm-3
 Nss = 1.00E+11 cm-2
 Xox = 100 Ang

CHOICES

Aluminum gate
 n+ Poly gate
 p+ Poly gate
 N substrate
 P substrate

1=yes, 0=No

0
1
0
0
1

Select one type of gate

Select one type of substrate

Desired VT

0.75

or

Delta VT

20

Given Dose (Boron)

1.30E+12

CALCULATIONS:

METAL WORK FUNCTION =
 SEMICONDUCTOR POTENTIAL = +/-
 OXIDE CAPACITANCE/ CM2 =
 METAL SEMI WORK FUNCTION DIFF =
 FLAT BAND VOLTAGE =
 THRESHOLD VOLTAGE =
 DELTA VT = VTdesired - VT =
 IMPLANT DOSE =

RESULTS

4.122988528 volts
 0.409409834 volts
 3.4515E-07 F/cm2
 -0.998421306 volts
 -1.044777963 volts
 0.25126959 volts
 0.49873041 volts
 1.07586E+12 ions/cm2

Wdmax = 0.103 μm

x 2 = 2.15171E+12

where + is Boron, - is Phosphorous

PMOS CALCULATION

ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING

MOSFET.VT.XLS
12/28/1995

FILE3B

CALCULATION OF MOSFET THRESHOLD VOLTAGE

LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.

CONSTANTS

T= 300 K
 KT/q = 0.026 volts
 ni = 1.45E+10 cm-3
 Eo = 8.85E-14 F/cm
 Er si = 11.7
 Er SiO2 = 3.9
 E affinity = 4.15 volts
 q = 1.60E-19 coul
 Eg = 1.124 volts

VARIABLES

Na = 1.00E+17 cm-3
 Nd = 1.00E+17 cm-3
 Nss = 1.00E+11 cm-2
 Xox = 100 Ang

CHOICES

Aluminum gate
 n+ Poly gate
 p+ Poly gate
 N substrate
 P substrate

1=yes, 0=No

0
0
1
1
0

Select one type of gate

Select one type of substrate

Desired VT

-0.75

or

Delta VT

20

Given Dose (Boron)

1.30E+12

CALCULATIONS:







METAL WORK FUNCTION =
 SEMICONDUCTOR POTENTIAL = +/-
 OXIDE CAPACITANCE/ CM2 =
 METAL SEMI WORK FUNCTION DIFF =
 FLAT BAND VOLTAGE =
 THRESHOLD VOLTAGE =
 DELTA VT = VTdesired - VT =
 IMPLANT DOSE =

RESULTS




5.301011472 volts
 0.409409834 volts
 3.4515E-07 F/cm2 Wdmax = 0.103 μm
 0.998421306 volts
 0.95206465 volts
 -0.343982903 volts
 -0.406017097 volts
 -8.75855E+11 ions/cm2 x 2 = -1.75171E+12

where + is Boron, - is Phosphorous

NMOS SIMULATIONS



PMOS SIMULATIONS






$I_d - V_g$

$V_T = -0.31V$

V_T Adjust

Implant: None



$I_d - V_g$

$V_T = -0.74V$

V_T Adjust

Implant: P31,
60KeV, Dose
3.5E12 cm⁻²

RESULTS OF CALCULATIONS AND SIMULATIONS

NMOS Desired 0.75, with No Adjust 0.61

From SUPREM 3.0E12 @30 KeV Boron B11

From Hand Calculations 2.15E12

PMOS Desired -0.75, with No Adjust -0.31

From SUPREM 3.5E12 @ 60KeV Phosphorous P31

From Hand Calculations 1.8E12







PHOTO - NMOS VT ADJUST



Substrate 10 ohm-cm



NMOS VT ADJUST IMPLANT



Substrate 10 ohm-cm







PHOTO PMOS VT ADJUST




Substrate 10 ohm-cm




PMOS VT IMPLANT




Substrate 10 ohm-cm



STRIP RESIST




Substrate 10 ohm-cm




OXIDE ETCH

Etch in 10:1 BOE
45 seconds, Rinse, SRD




Substrate 10 ohm-cm




RCA CLEAN AND GROW GATE OXIDE

Just Prior to Gate Oxide Growth
Etch wafers in 50:1 HF, 1 min.
Grow Oxide, 100Å, Dry O₂
Bruce Furnace04 Recipe 213



Substrate 10 ohm-cm




INCORPORATING NITROGEN IN THIN GATE OXIDES

In today's deep sub-micron transistors the pMOSFET normally has p+Poly for the gate material. The gate oxide is 100Å or less. The p+ dopant is normally Boron and Boron diffuses quickly (compared to Phosphorous) through oxides. Since the gate oxides are thin this could allow Boron to diffuse through the gate oxide and dope the channel causing the transistors to not function correctly. If some nitrogen is incorporated in the gate oxide the diffusion of Boron is much lower. This project involved developing a gate oxide recipe that will result in nitrogen incorporation in the gate oxide. The recipe included 30 min anneal in N₂, 30 min oxynitride growth in N₂O and 30 min oxide growth in O₂, all at 900 °C. The gate oxides were evaluated at RIT using the ellipsometer (looking for index of refraction in between 1.45 (oxide) and 2.00 (nitride) and thickness near 100Å. The same wafers were also sent to Kodak for XPS analysis to give information on nitrogen content in the oxide.

BRUCE FURNACE RECIPE 213


Recipe #213



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.


Dry Oxide Growth with N2O, Target 100 Å

Rochester Institute of Technology
Microelectronic Engineering




INCORPORATING NITROGEN IN THIN GATE OXIDES

XPS Compositional Depth Profiles of SiO_xN_y



LOCATION FOR MEASUREMENT OF GATE OXIDE

Measure gate oxide thickness ($\sim 100\text{\AA}$) in any white active area



*Rochester Institute of Technology
Microelectronic Engineering*

MEASURE GATE OXIDE ON SCA-2500

Login: FACTORY

Password: OPER

<F1> Operate

<F1> Test **Center the wafer on the stage**

**Select (use arrow keys on the numeric pad (far right on the keyboard)
space bar, page up, etc)**

PROGRAM = FAC-P or FAC-N

LOT ID = HAWAII

WAFER NO. = C1

TOX = 250 (from nanospec)

<F12> start test and wait for measurement


<Print Screen> print results

<F8> exit and log off

**<ESC> can be used anytime, but wait for
current test to be completed**




SCA MEASUREMENT OF GATE OXIDE




LPCVD POLY

Polysilicon, 4000Å
LPCVD, 610C, ~55min
100 sccm of SiH₄, 300 mTorr



Substrate 10 ohm-cm



LOCATION FOR POLY THICKNESS MEASUREMENT

Measure poly thickness within any active area using thin film stack #4 on nanospec at 40X magnification







PHOTO 6 POLY GATE




Substrate 10 ohm-cm



POLY ETCH



Substrate 10 ohm-cm




DRYTEK QUAD RIE TOOL




*Rochester Institute of Technology
Microelectronic Engineering*

2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL



*Rochester Institute of Technology
Microelectronic Engineering*

PLASMA ETCHING IN THE DRYTEK QUAD



ANISOTROPIC POLY GATE ETCH RECIPE**Anisotropic Poly Gate Etch Recipe**

SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mTorr,
 1900 Å/min (Anisotropic), Resist Etch Rate 300 Å/min, Oxide Etch Rate 200 Å/min

Recipe Name: FACPOLY Step 2

Chamber

2

Power

160 watts

Pressure

40 mTorr

Gas

SF6

Flow

30 sccm

Gas

CHF3

Flow

30 sccm

Gas

O2

Endpoint See Video

Flow

5 sccm

<http://people.rit.edu/lffeee/videos.htm>

Poly Etch Rate

1150 Å/min


Photoresist Etch Rate:

300 Å/min


Oxide Etch Rate:

200 Å/min


VERIFICATION




New Pictures





STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher



RCA CLEAN



POLY REOX OXIDE

Oxide, 500A
Bruce Furnace 04 Recipe 250
~45 min at 1000 °C







PHOTO 7 LDD P-TYPE IMPLANT




Substrate 10 ohm-cm




IMPLANT P-LDD

B11, Dose = $4E13$, E = 50 KeV



Substrate 10 ohm-cm




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="50"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		

Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher






PHOTO 8 LDD N-TYPE IMPLANT




Substrate 10 ohm-cm




IMPLANT N-LDD

P31, Dose = $4E13$, E = 60 KeV



Substrate 10 ohm-cm




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="0"/>	Resist	<input type="text" value="0"/>	<input type="text" value="60"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="1"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		


Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher




RCA CLEAN AND LPCVD NITRIDE

LPCVD Nitride 810°C


400 mTorr, NH₃ flow = 150 sccm

Dichlorosilane flow = 60 sccm

Target 3500 Å




ASM 6" LPCVD Tool



*Rochester Institute of Technology
Microelectronic Engineering*

NITRIDE SIDE WALL SPACERS

Side Wall Spacer




Nitride as a side wall spacer in deep sub micron transistor fabrication has some advantages over oxide side wall spacers. Nitride LPCVD is a more uniform and more conformal film than LTO. Nitride offers the possibility of end-point detection and higher selectivity during the plasma etch, while an oxide spacer does not.

Power	250 Watts
Pressure	40 mTorr
SF6	30 sccm
CHF3	30 sccm
Nitride Etch Rate	1250 A/min
Nitride Etch %NU	~ 4% *
Oxide Etch Rate	~ 950 A/min *
Oxide Etch %NU	~ 10% *
Selectivity Nitride:Oxide	1.3:1

Drytek Quad

NITRIDE SIDE WALL SPACERS



Poly thickness = 2300 Å
Oxide thickness = 1000 Å
Spacer Height = 2300 Å
Spacer Width = 0.3 μm

Special thanks to
Dr. Sean Rommel for
help in using the new
LEO SEM

SIDE WALL SPACER ETCH IN DRYTEK QUAD

Anisotropic Nitride Etch
Drytek Quad
Recipe FACSPCR
30 sccm SF₆
30 sccm CHF₃
Power = 200 watts
Pressure = 50 mTorr
Etch Rate = 125 nm/min



AFTER ETCH NITRIDE TO FORM SIDE WALL SPACERS





PHOTO 9 N+ D/S

P31, Dose = 4 E15, E = 60 KeV




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology			Lance Barron
Microelectronic Engineering			Dr. Lynn Fuller
11/20/04			


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="0"/>	Resist	<input type="text" value="0"/>	<input type="text" value="60"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="1"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		

Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher







PHOTO 10 P+ D/S



IMPLANT P+ D/S

B11, Dose = 4 E15, E = 50 KeV




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/2004					


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="50"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		


Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST, RCA CLEAN



Include D1-D3
Strip Photoresist in Branson Asher



BRUCE FURNACE RECIPE 284 – Adv-CMOS ANNEAL

Recipe #284

1000°C




Interval 0	Interval 1	Interval 2	Interval 3	Interval 4	Interval 5	Interval 6	Interval 7
Any	12 min	15 min	20 min	20 min	5 min	40 min	15 min
0 lpm	10 lpm	10 lpm	5 lpm	10 lpm	15 lpm	10 lpm	5 lpm
none	N2	N2	N2	N2	N2	N2	N2



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

DS Implant Anneal, Oxide Growth

Rochester Institute of Technology
Microelectronic Engineering



ETCH OXIDE



TiSi SALACIDE PROCESS

Forming a metal silicide helps reduce the resistance of the polysilicon interconnects and reduces the sheet resistance of the drain/source areas of the transistor. In deep sub-micron CMOS the nMOSFET transistor has n⁺ poly and the pMOSFET has p⁺ poly. Normally the poly is doped by ion implantation at the same time the drain and sources is implanted. In this case it is essential to form a silicide to reduce the sheet resistance of the poly and to connect n⁺ and p⁺ poly where ever they meet. SALICIDE is an acronym for self-aligned silicide and can be achieved with the following process. Ti (or some other metal) is sputtered on the wafer. It is heated in vacuum or N₂ atmosphere to form TiSi where ever the Ti metal is in contact with silicon but not where it is in contact with silicon dioxide. The wafer is etched in sulfuric acid and hydrogen peroxide mixture which removes the metal from the oxide regions leaving TiSi self aligned on the silicon areas. Further heat treating at a higher temperature can convert TiSi to TiSi₂ which is lower sheet resistance.

TiSi SALACIDE PROCESS

Sputtering of Titanium:

Dip in 50:1 HF, Spin Rinse Dry
Just prior to metal deposition.

Ti Thickness = 1000\AA


4" Target, 350 watts, 5 mTorr, 5
min pre-sputter, 10 min sputter,
Rate = $100\text{\AA}/\text{min}$

8" Target, 750 watts, 5 mTorr, 5
min pre-sputter, 6 min sputter,
Rate = $\sim 176\text{\AA}/\text{min}$




Heater time, 20 min., 300 C
Base Pressure $< 5\text{E}-6$ Torr

AFTER Ti SPUTTER




RTP TO FORM SILICIDE

AG Associates 610
N2
Recipe TISI1.RCP
Temp = ~650 C
Time = 1 min.



ETCH REMOVE Ti



Mix new chemicals in 9"x9" Pyrex Dish
Use hot plate set to 150 C but etch at 90 C
H₂SO₄:H₂O₂ (1:2), Temp ~90C (self heating)
Etch Time = 2 min
Rinse, 5 min., Spin-Rinse Dry

TiSi SALACIDE PROCESS

Etching of Ti Metal:

Heat the Sulfuric Acid:Hydrogen Peroxide (1:2) mixture on a hotplate at 90°C (set plate temperature to 150°C)


Etch for 1 min 30 sec. This should remove the Ti that is on top of the silicon dioxide but not remove TiSi that was formed on the polysilicon and D/S regions. It also removes unreacted Ti metal over the TiSi on the poly and D/S regions.



Courtesy of SMFL



RTP TO FORM SILICIDE (TiSi₂)

AG Associates 610
N2
Recipe TiSi2.RCP
Temp = ~800 C
Time = 1 min.



RCA CLEAN AND DEPOSIT LPCVD OXIDE

Target 4000 Å



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A)

Step 1

Setup Time = 15 sec

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 0 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 2 – Deposition

Dep Time = 55 sec (5000 Å)

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 205 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 3 – Clean

Time = 10 sec

Pressure = Fully Open

Susceptor Temperature= 390 C

Susceptor Spacing= 999 mils


RF Power = 50 watts

TEOS Flow = 0 scc

O₂ Flow = 285 scc




PHOTO 11 CONTACT CUTS



Increase Dose and Develop Time
Exposure Dose 185 mj/cm²
Use DEVFAC.RCP

ETCH CONTACT CUTS



Plasma Etch
Using FACCU in Drytek Quad
200 Watt, 100 mTorr
50 sccm CHF₃, 10 sccm CF₄
100 sccm Ar

DRYTEK QUAD ETCH RECIPE FOR CC AND VIA

Recipe Name: FAC CUT
 Chamber 3
 Power 200W
 Pressure 100 mTorr
 Gas 1 CHF3 50 sccm
 Gas 2 CF4 10 sccm
 Gas 3 Ar 100 sccm
 Gas 4 O2 0 sccm
 (could be changed to N2)


US Patent 5935877 - Etch process for forming contacts over titanium silicide

TEOS Etch Rate 494 Å/min
 Annealed TEOS 450 Å/min
 Photoresist Etch Rate: 117 Å/min
 Thermal Oxide Etch Rate: 441 Å/min
 Silicon Etch Rate 82 Å/min
 TiSi2 Etch Rate 1 Å/min



Drytek Quad


FACCCUT RECIPE




CONTACT CUT ETCH RECIPE

Theory: The CHF₃ and CF₄ provide the F radicals that do the etching of the silicon dioxide, SiO₂. The high voltage RF power creates a plasma and the gasses in the chamber are broken into radicals and ions. The F radical combines with Si to make SiF₄ which is volatile and is removed by pumping. The O₂ in the oxide is released and also removed by pumping. The C and H can be removed as CO, CO₂, H₂ or other volatile combinations. The C and H can also form hydrocarbon polymers that can coat the chamber and wafer surfaces. The Ar can be ionized in the plasma and at low pressures can be accelerated toward the wafer surface without many collisions giving some vertical ion bombardment on the horizontal surfaces. If everything is correct (wafer temperature, pressure, amounts of polymer formed, energy of Ar bombardment, etc.) the SiO₂ should be etched, polymer should be formed on the horizontal and vertical surfaces but the Ar bombardment on the horizontal surfaces should remove the polymer there. The O₂ (O radicals) released also help remove polymer. Once the SiO₂ is etched and the underlying Si is reached there is less O₂ around and the removal of polymer on the horizontal surfaces is not adequate thus the removal rate of the Si is reduced. The etch rate of SiO₂ should be 4 or 5 times the etch rate of the underlying Si. The chamber should be cleaned in an O₂ plasma after each wafer is etched.

STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher



RCA CLEAN

APM

NH₄OH - 1part
 H₂O₂ - 3parts
 H₂O - 15parts
 70 °C, 15 min.

DI water
 rinse, 5 min.

H₂O - 50
 HF - 1
 60 sec.

HPM

HCL - 1part
 H₂O₂ - 3parts
 H₂O - 15parts
 70 °C, 15 min.

DI water
 rinse, 5 min.



DI water
 rinse, 5 min.

H₂O - 50
 HF - 1
 60 sec.

DI water
 rinse, 5 min.


**SPIN/RINSE
 DRY**

LPCVD TUNGSTEN PLUGS



DEPOSIT ALUMINUM



0.75 μm Aluminum



CVC 601 Sputter Tool

*Rochester Institute of Technology
Microelectronic Engineering*

PHOTO 12 METAL ONE



§ **Coat (Recipe: COATMTL.RCP)**

- § 400RPM for 2 seconds
- § 2000RPM for 30 seconds
- § Thickness of 13127A

§ **Exposure**

- § Energy: 140mJ/cm²
- § Focus: 0.24um


§ **Develop (Recipe: DEVMTL.RCP)**

- § Dispense 7 seconds
- § Wait 68 seconds
- § Hard Bake 2 min.

ALUMINUM ETCH USING LAM4600



LAM4600



*Rochester Institute of Technology
Microelectronic Engineering*

INTRODUCTION

The LAM4600 is a Reactive Ion Etch (RIE) Tool for Anisotropic Aluminum Plasma Etch. It is a load lock vacuum system to keep room air out of the main etch chamber. The entire system is heated slightly above room temperature because the byproducts of the etch (Aluminum/Chlorides) are volatile and can be pumped out of the chamber but at a slightly lower temperature the byproducts will deposit on the inside surfaces of the tool, pump lines, and pumps. The Gas Reactor Column (GRC) removes the chlorine byproducts from the gas that is exhausted to the outside world. Endpoint detection is available and is based on plasma brightness (similar to the LAM490 tool) Other materials can be etched with these chemicals. The tool has a built in water rinse station at the exit that can be used (or not) to reduce chlorine residue on the wafers. We do an external SRD rinse on the wafers after etching.

LAM 4600 ALUMINUM ETCHER

Aluminum Plasma Etch Chemistry


Cl₂ – Reduces Pure Aluminum

BCl₃ – Etches native Aluminum Oxide

-Increases Physical Sputtering

N₂ – Dilute and Carrier for the chemistry

Chloroform – Helps Anisotropy and reduces photoresist damage



LAM4600 ANISOTROPIC ALUMINUM ETCH

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
O2 111	0	0	0	0	0
N2 222	13	13	20	25	25
BCI 333	50	50	25	25	0
Cl2 444	10	10	30	23	0
Ar 555	0	0	0	0	0
CFORM 666	8	8	8	8	8
Complete	Stabl	Time	Time	Oetch	Time
Time (s)	15	8	200	10%	15

Rate ~38Å/s

Thickness = 7500Å

Various tool modifications resulted in different etch rates for different years


Channel	B
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Endpoint (not used)



Fuller April 2013 – 200s

Fuller, January 2012 -300s


Fuller, March 2011 -230s




ALUMINUM ETCH



RESIST STRIP



LTO



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A)

Step 1

Setup Time = 15 sec

Pressure = 9 Torr

Susceptor Temperature = 390 C

Susceptor Spacing = 220 mils

RF Power = 0 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 2 – Deposition

Dep Time = 55 sec (5000 Å)

Pressure = 9 Torr

Susceptor Temperature = 390 C

Susceptor Spacing = 220 mils

RF Power = 205 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 3 – Clean

Time = 10 sec

Pressure = Fully Open

Susceptor Temperature = 390 C

Susceptor Spacing = 999 mils

RF Power = 50 watts

TEOS Flow = 0 scc

O₂ Flow = 285 scc



CMP






PHOTO FOR VIA, THEN VIA ETCH, RESIST STRIP



Plasma Etch
Using FACCC in Drytek Quad

METAL TWO



Aluminum deposition using PE4400

Base pressure: 1E-6 Torr

Sputter Etch 15 min.

Power: 400W for Aluminum target

Sputter pressure: 5 mTorr


Argon flow: 40 sccm

Deposition time: 200 min

Dep rate: 37 Å/min

Rochester In
Microelectro

PE4400 SPUTTER / SPUTTER ETCH TOOL



*Rochester Institute of Technology
Microelectronic Engineering*


PE4400 – AL THICKNESS NON UNIFORMITY

CDE ResMap
 RunTitle CDE Demo
 FileName: C:\4P\Factory.pri\Al THK.rcp\0105I027.RsM

LotID, WaferID MyLot MyWafer
 RunDate 08:02 01/05/10
 Recip Name Factory Al THK
 Oper|Engr[Equip]: CDE|Customer [ResMap]

Wafer No. SinglePrbCnfg
 WaferDia 150 Flat
 EdgeExclusn 12.0 FollowMajorFlat
 ProbePoints: 61 #Good: 61


Avg 11.169K Ohms/sq
 StdDev 971.858 8.701% 3Sigma=26.104%
 Min 8693.4 Max 12.14K Range 3448.2
 (Mx-Mn)/(Mx+Mn) 16.55% (-)/2Av 15.44%
 Lmin:22.17% Lmax:8.70% (-)/Av 30.87%
 Gradients: R/2=5.420% -R=7.823%
 Merit: 10.9 50% 2.02 25.0
 Rms 9.584 IdvMx 0.455 VnsMx 4.99m
 DataRejectSigma: 3.0



Aluminum deposition using PE4400

Base pressure: 1E-6 Torr
 Sputter Etch 15 min.
 Power: 400W for Aluminum target
 Sputter pressure: 5 mTorr
 Argon flow: 40 sccm
 Deposition time: 200 min
 Dep rate: 37 Å/min

Ave = 11.17K
 Min = 8.69K
 Max = 12.1K
 Non Uniformity = 16.55%





CDE ResMap
 RunTitle CDE Demo
 FileName: C:\4P\Factory.pri\Al THK.rcp\0105I027.RsM

LotID, WaferID MyLot MyWafer
 RunDate 08:02 01/05/10
 Recip Name Factory Al THK
 Oper|Engr[Equip]: CDE|Customer [ResMap]

Wafer No. SinglePrbCnfg
 WaferDia 150 Flat
 EdgeExclusn 12.0 FollowMajorFlat
 ProbePoints: 61 #Good: 61

w Avg 11.169K Ohms/sq
 StdDev 971.858 8.701% 3Sigma=26.104%
 Min 8693.4 Max 12.14K Range 3448.2
 (Mx-Mn)/(Mx+Mn) 16.55% (-)/2Av 15.44%
 Lmin:22.17% Lmax:8.70% (-)/Av 30.87%
 Gradients: R/2=5.420% -R=7.823%
 Merit: 10.9 50% 2.02 25.0
 Rms 9.584 IdvMx 0.455 VnsMx 4.99m
 DataRejectSigma: 3.0



PE4400 SPUTTER ETCH RATE

	A	B	C	D	E	F	G	H	I	J
1										
2		Original	Post Etch			Original	Post Etch		Original	Post Etch
3	1	1992	1506		Average	2241.279	1685.459		2242.28	1685.8
4	2	2046	1543		Std. Dev	115.8784	86.18035		116.699	86.524
5	3	2059	1545		Min	1981	1500		1981.3	1500
6	4	2030	1518		Max	2414	1815		2417.3	1815
7	5	1981	1500		Range	433	315		436.05	315
8	6	2111	1597							
9	7	2155	1624		Etch Rate	18.52732	Å/min		18.54933	
10	8	2168	1629							
11	9	2172	1623							
12	10	2062	1542							
13	11	2252	1696							
14	12	2273	1709							
15	13	2007	1519							
16	14	2124	1604							
17	15	2238	1689							
18	16	2327	1752							
19	17	2349	1767							
20	18	2297	1722							
21	19	2213	1661							
22	20	2117	1585							
23	21	2069	1561							
24	22	2185	1645							
25	23	2273	1714							
26	24	2344	1766							
27	25	2388	1795							
28	26	2400	1802							
29	27	2370	1780							

~18Å/min

The sputter etch rate was calculated from measured aluminum thickness before and after sputter etch. Measurements were made using 4point probe thickness technique on the CDE resistivity mapper. The sputter etch rate of aluminum was 18 Å per minute.

Power = 500 watts
 Pressure = 5 mTorr
 Flow = 20 sccm
 Table Rotation = Yes



SUMMARY - FOR SPUTTERING IN PE4400


1. Smoother films can be deposited at lower powers.
2. Thinner films are smoother.
3. To quantify the roughness/smoothness the Veeco Wyco Optical Surface Profilometer is useful.
4. The deposition rate is lower at lower powers.
5. Deposition times become many hours for low power and film thickness approaching 1 micron.
6. Moving the wafers closer to the target increases sputter rate and surface roughness. (The height is as close as possible now "C")
7. Rough films give problems for lithography and etching.
8. Surface roughness needs to be less than 10nm RMS for successful lithography and plasma etching.
9. Best conditions observed so far are, 300 watts, 5 mT, 40 sccm, to give a deposition rate of $37\text{\AA}/\text{min}$ and surface roughness of $\sim 11\text{nm}$ RMS for a film thickness of $\sim 7500\text{\AA}$. after 180 min sputter time.
10. Non uniformity is 22%. Wafers are thinner toward the flat.

VEECO WYCO NT1100 OPTICAL PROFILOMETER

Used to measure RMS surface roughness



METAL TWO PHOTO




Bruce Furnace 02

Recipe 101: 450C, H₂N₂, 30min

ALUMINUM ETCH USING LAM4600



LAM4600



*Rochester Institute of Technology
Microelectronic Engineering*

LAM4600 ANISOTROPIC ALUMINUM ETCH

Step	1	2	3	4	5
Pressure	100	100	100	100	0
RF Top (W)	0	0	0	0	0
RF Bottom	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
O2 111	0	0	0	0	0
N2 222	13	13	20	25	25
BCI 333	50	50	25	25	0
Cl2 444	10	10	30	23	0
Ar 555	0	0	0	0	0
CFORM 666	8	8	8	8	8
Complete	Stabl	Time	Time	Oetch	Time
Time (s)	15	8	200	10%	15

Rate ~38Å/s

Thickness = 7500Å

Various tool modifications resulted in different etch rates for different years


Channel	B
Delay	130
Normalize	10 s
Norm Val	5670
Trigger	105%
Slope	+

Endpoint (not used)


Fuller April 2013 – 200s

Fuller, January 2012 -300s

Fuller, March 2011 -230s



RESIST STRIP AND SINTER



Bruce Furnace 02


Recipe 101: 450C, H₂N₂, 30min

BRUCE FURNACE RECIPE 101 SINTER

SINTER Recipe #101

Verified:2-24-04

Warm Push Stabilize Soak Anneal Pull
450°C




Interval 0	1	2	3	4	5	6
Any`	90	12	15	30	5	15 min
0 lpm	10	10	10	5	10	5 lpm
None	N2	N2/H2	N2/H2	N2/H2	N2	N2

At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

SINTER



Before Sinter



Native Oxide


Reduce Contact Resistance

After Sinter



Reduce Surface States

ADV-CMOS 150



MESA WIPTRACKING SYSTEM


The process is long and complicated and will take many months to complete each lot. A computerized record keeping system is required to provide instructions and collect data. MESA (Manufacturing Execution System Application) from Camstar, Inc. runs on our AS/400 computer.



*Rochester Institute of Technology
Microelectronic Engineering*


SUMMARY

The process described can be used down to $\sim 0.25 \mu\text{m}$ gate length.



REFERENCES

1. Silicon Processing for the VLSI Era, Volume 1 – Process Technology, 2nd, S. Wolf and R.N. Tauber, Lattice Press.
2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.



HOMEWORK – ADVCMOS PROCESS INTEGRATION

1. Why do we want the surface concentration under the shallow trench in the p-well to be above some given value?
2. Why are the well implant energies greater than 150 KeV?
3. When checking material thickness for the ability to block D/S implant, which implant type and which material is the most critical.
4. Why is a nitride spacer (instead of oxide) used.
5. What are the two main purposes of the silicide in this process?
6. Why is the gate doped N-type on the NMOS and P-type on the PMOS devices?
7. What is the poly sheet resistance?
8. What is the purpose of the N₂O in the gate oxide growth recipe?

