

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# Advanced MOSFET Basics

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041

Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department Webpage: <http://www.microe.rit.edu>



*OUTLINE*

Introduction

Short Channel vs Long Channel

Effective Channel Length

Sub Threshold Effects


Low Doped Drain

NMOS with N+ Poly Gate

PMOS with N+ Poly Gate

PMOS with P+ Poly Gate


References



***INTRODUCTION***

**The idea is to design a MOSFET that is as small as possible without short channel effects compromising the device performance much.**



**That is we want the smallest transistor possible that exhibits long channel characteristics.**




## SHORT CHANNEL MOSFET

Long-channel MOSFET is defined as devices with width and length long enough so that edge effects from the four sides can be neglected

Channel length  $L$  must be much greater than the sum of the drain and source depletion widths








**LONG CHANNEL MOSFET I-V CHARACTERISTICS**





Saturation Region

Non Saturation Region



**UNIFORMLY DOPED PN JUNCTION**

- $(P^+)^{\ominus}$  Phosphorous donor atom and electron
- $(P^+)$  Ionized Immobile Phosphorous donor atom
- $(B^-)$  Ionized Immobile Boron acceptor atom
- $(B^-)^{\oplus}$  Boron acceptor atom and hole



**UNIFORMLY DOPED PN JUNCTION**

**Built in Voltage:**

$$\Psi_0 = KT/q \ln (N_A N_D / n_i^2)$$

$$n_i = 1.45E10 \text{ cm}^{-3}$$

**Width of Space Charge Layer, W: with reverse bias of  $V_R$  volts**

$$W = (W_1 + W_2) = [(2\epsilon / q) (\Psi_0 + V_R) (1/N_A + 1/N_D)]^{1/2}$$

$W_1$  width on p-side

$W_2$  width on n-side

$$W_1 = W [N_D / (N_A + N_D)]$$


$$W_2 = W [N_A / (N_A + N_D)]$$

**Maximum Electric Field:**

$$E_0 = - [(2q/\epsilon) (\Psi_0 + V_R) (N_A N_D / (N_A + N_D))]^{1/2}$$

**Junction Capacitance per unit area:**

$$C_j' = \epsilon_0 \epsilon_r / W = \epsilon_0 \epsilon_r / [(2\epsilon / q) (\Psi_0 + V_R) (1/N_A + 1/N_D)]^{1/2}$$



## EXAMPLE CALCULATIONS


ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING

PN.XLS  
4/21/2011

CALCULATIONS FOR PN JUNCTION (ELECTROSTATICS) DR. LYNN FULLER

To use this spreadsheet change the values in the white boxes. The rest of the sheet is protected and should not be changed unless you are sure of the consequences. The calculated results are shown in the purple boxes.


CONSTANTS	VARIABLES
K 1.38E-23 J/K	Temp: <input style="width: 50px;" type="text" value="300"/> K
q 1.60E-19 Coul	Nd = <input style="width: 50px;" type="text" value="1.00E+16"/> cm-3
Ego 1.12 eV	Na = <input style="width: 50px;" type="text" value="5.00E+17"/> cm-3
zo 8.85E-14 F/cm	Vr = <input style="width: 50px;" type="text" value="30"/> Volts Reverse Bias Voltage
zr 11.7	
ni 1.45E+10 cm-3	
Breakdown E: 3.00E+05 V/cm	
Exceeds Emax !!!	



CALCULATIONS:

Eg = Ego - (αT <sup>2</sup> /(T+B))	1.075 eV
ni <sup>2</sup> = AT <sup>3</sup> e <sup>-(Eg/KT/q)</sup>	9.84E+20 cm-6
KT/q =	0.0259 Volts
Vbi = (KT/q) ln (NaNd/ni <sup>2</sup> )	0.76 Volts
W = [(2z/q)(Vbi+Vr)(1/Na + 1/Nd)] <sup>0.5</sup>	2.02 μm
W1 = w[Nd/(Na+Nd)]	0.04 μm
W2 = w[Na/(Na+Nd)]	1.98 μm
Eo = -[(2q/εoer)(Vbi+Vr)(NaNd/(Na+Nd))] <sup>0.5</sup>	-3.05E+05 V/cm
Cj' = εoer/W	5.14E-09 F/cm <sup>2</sup>

Id = Is (e <sup>qV/KT</sup> - 1)	V	Id
Is = CT <sup>2</sup> exp(qEg/KT)	-1	-9.73E-13
Is = 9.73E-13	-0.9	-9.73E-13
	-0.8	-9.73E-13
	-0.7	-9.73E-13
	-0.6	-9.73E-13
	-0.5	-9.73E-13
	-0.4	-9.73E-13
	-0.3	-9.73E-13
	-0.2	-9.72E-13
	-0.1	-9.52E-13
	0	0
	0.1	4.533E-11
	0.2	2.203E-09
	0.3	1.049E-07
	0.35	7.24E-07
	0.4	4.395E-06
	0.41	7.35E-06
	0.42	1.082E-05
	0.43	1.592E-05
	0.44	2.342E-05
	0.45	3.446E-05
	0.46	5.071E-05
	0.47	7.462E-05
	0.48	0.0001038
	0.49	0.0001616
	0.5	0.0002378







## *THE SHORT CHANNEL MOSFET*



Short channel MOSFET is defined as devices with width and length short enough such that the edge effects can not be neglected.

Channel length  $L$  is comparable to the depletion widths associated with the drain and source.




# CHANNEL LENGTH MODULATION

**Channel Length Modulation Parameter  $\lambda$**   
 $\lambda = \text{Slope} / I_{\text{dsat}}$



$$I_{\text{Dsat}} = \frac{\mu W C_{\text{ox}}' (V_{\text{g}} - V_{\text{t}})^2 (1 + \lambda V_{\text{ds}})}{2L}$$

**NMOS Transistor in Saturation Region DC Model,  $\lambda$  is the channel length modulation parameter and is different for each channel length, L. Typical value might be 0.02**



**TERADA-MUTA METHOD FOR EXTRACTING  $L_{eff}$  and  $R_{ds}$**

Terada-Muta Method for  $L_{eff}$  and  $R_{ds}$

In the linear region ( $V_D$  is small):

$$I_D = \frac{\mu W C_{ox}'}{L_{eff}} (V_{gs} - V_t - V_D/2) V_D$$

$1/R_m$

$$I_D = 1/R_m V_D$$

$$L_{eff} = L_m - \Delta L$$


where  $\Delta L$  is correction due to processing  
 $L_m$  is the mask length

$$R_m = V_D/I_D = \text{measured resistance}$$


$$= R_{ds} + (L_m - \Delta L) / \mu W C_{ox}' (V_{gs} - V_t)$$

so measure  $R_m$  for different channel length transistors and plot  $R_m$  vs  $L_m$   
 where  $R_m$  = intersect find value for  $\Delta L$  and  $R_{ds}$

Then  $L_{eff}$  can be calculated for each different length transistor  
 from  $L_{eff} = L_m - \Delta L$



**TERADA-MUTA METHOD FOR EXTRACTING  $L_{eff}$  and  $R_{ds}$**



$L_{eff} = L_{mask} - \Delta L$   
 $L_{eff} = 0.5 \mu m - 0.3 \mu m$   
 $L_{eff} = 0.2 \mu m$


$L_{eff}$  &  $R_{SD}$  extraction for NMOS Transistors

Linear Region:  
 $V_D = 0.1V$   
 $V_G - V_T \gg I_D R_{SD}$   
 At low  $I_D$ ,  $V_{RSD}$  small


$$R_m = \frac{V_d}{I_d} = R_{SD} + \frac{(L_{mask} - \Delta L)}{\mu C_{ox} W (V_{GS} - V_t)}$$

Plot  $R_m$  vs.  $L_{mask}$  for different  $(V_{GS} - V_t)$

**LAMBDA VERSUS CHANNEL LENGTH**





Some MOSFET models use lambda but you would need a different lambda for each different length transistor. More advanced models use an equation to find a lambda as a function of the length  $L_{eff}$



## ***SHORT CHANNEL VT ROLL OFF***



As the channel length decreases the channel depletion region becomes smaller and the  $V_t$  needed to turn on the channel appears to decrease.

A similar effect occurs for increasing  $V_{DS}$  which causes an increase in the drain space charge layer. Called drain induced barrier lowering or DIBL



***THRESHOLD VOLTAGE ROLL OFF***




A Test Chip is used that includes nMOS and pMOS transistors of various lengths from 0.1  $\mu\text{m}$  to 5.0  $\mu\text{m}$  and the threshold voltage is plotted versus channel length. The threshold voltage needs to be high enough so that when the input is zero or  $+V_{\text{supply}}$  the transistor current is many decades lower than when it is on.  $V_t$  and sub- $V_t$  slope interact.



## ***NARROW GATE WIDTH EFFECTS***

**Fringing field causes channel depletion region to extend beyond the gate in the width direction. Thus additional gate charge is required causing an apparent increase in threshold voltage. In wide channel devices this can be neglected but as the channel becomes smaller it is more important**

**In NMOS devices encroachment of the channel stop impurity atoms under the gate edges causing the edges to be heavier doped requiring more charge on the gate to turn on the entire channel width. In PMOSFETs the phosphorous pile up at the surface under the field region causes a similar apparent increase in doping at the edges of the channel width**









## REVERSE THRESHOLD VOLTAGE ROLLOFF

$V_t$  initially increases with decrease in channel length then decreases. This is caused by various effects that result in lateral dopant nonuniformity in the channel.


**Example:** Oxidation Enhanced Diffusion or enhanced diffusion due to implant damage causing the dopant concentration to be higher in the channel near the drain and source edges of the poly gate.




**SUBTHRESHOLD CHARACTERISTIC**



The subthreshold characteristics are important in VLSI circuits because when the transistors are off they should not carry much current since there are so many transistors. (typical value about 100 mV/decade). Thinner gate oxide makes subthreshold slope larger. Surface channel has larger slope than buried channel.




**DRAIN INDUCED BARRIER LOWERING**




DIBL = change in VG /change in VD  
 at ID=1E-9 amps/μm  
 or 1.6E-8 amps for this  
 size transistor

$$= \sim (1.1957-1.1463)/(5-0.1)$$


$$= \sim 10\text{mV/V}$$




## PUNCHTHROUGH




As the voltage on the drain increases the space charge associated with the drain pn junction increases. Current flow through the transistor increases as the source and drain space charge layers approach each other. The first indication is an increase in the sub threshold current and a decrease in the the subthreshold slope.




# PUNCHTHROUGH




Long channel behavior



Short channel behavior  
Punchthrough




*MEASURED Id-Vds Family*




Punchthrough

***PUNCHTHROUGH IMPLANT***




Punch through implant increases the well doping below the drain and source depth making the space charge layer smaller.




**PUNCHTHROUGH HALO IMPLANT**

Boron Implant at High Angle



P-type well





**RETROGRADE WELL TO REDUCE PUNCHTHROUGH**





Fig. 1. SIMS measurement of the channel implant for nMOS and pMOS (a), and the source-drain extension/halo profiles for nMOS (b) and pMOS (c).



**WHY THE D/S NEEDS TO BE SHALLOW**



Sketch the three space charge layers

The Channel Space Charge


The Drain Space Charge

The Source Space Charge


Look at Punchthrough



Punchthrough will occur at lower drain voltages  
in the device with deeper D/S



**MOBILITY**




Electron and hole mobilities in silicon at 300 K as functions of the total dopant concentration (N). The values plotted are the results of the curve fitting measurements from several sources. The mobility curves can be generated using the equation below with the parameters shown:

$$\mu(N) = \mu_{mi} + \frac{(\mu_{max} - \mu_{min})}{\{1 + (N/N_{ref})^\alpha\}}$$

Parameter	Arsenic	Phosphorous	Boron
$\mu_{min}$	52.2	68.5	44.9
$\mu_{max}$	1417	1414	470.5
$N_{ref}$	9.68X10 <sup>16</sup>	9.20X10 <sup>16</sup>	2.23X10 <sup>17</sup>
$\alpha$	0.680	0.711	0.719

From Muller and Kamins, 3<sup>rd</sup> Ed., pg 33

Rochester Institute of Technology  
Microelectronic Engineering




**CURRENT DRIVE - MOBILITY**

$$I_D = \frac{\mu W C_{ox}'}{L} (V_g - V_t - V_d/2) V_d$$


Non Saturation Region

$$I_{Dsat} = \frac{\mu W C_{ox}'}{2L} (V_g - V_t)^2$$

Saturation Region





Mobility decreases with increase in doping concentration




## MOBILITY DEGRADATION

In a MOSFET the mobility is lower than the bulk mobility because of the scattering with the Si-SiO<sub>2</sub> interface. The vertical electric field causes the carriers to keep bumping into the interface causing the mobility to degrade. The electric fields can be 1E5 or 1E6 V/cm and at that level the collisions with the interface reduce the mobility even more. The vertical electrical field is higher for heavier doped substrates and when V<sub>t</sub> adjust implants are used.


Mobility (cm<sup>2</sup>/volt-sec)




**MOBILITY DEGRADATION**



short channel



long channel



Roches  
Microe

Note: Id should follow green line in long channel devices



**VELOCITY-SATURATION**

Carriers in semiconductors typically move in response to an applied electric field. The carrier velocity is proportional to the applied electric field. The proportionality constant is the mobility.


$$\text{Velocity} = \text{mobility} \times \text{electric field} = \mu E$$

At very high electric fields this relationship ceases to be accurate. The carrier velocity stops increasing (or we say saturates) In a one micrometer channel length device with one volt across it the electric field is 1E4 V/cm.


Velocity (cm/sec)



**VELOCITY SATURATION**




Short channel





long channel

Note:  $I_d$  should increase with  $(V_{gs}-V_t)^2$  in long channel devices







**LOW DOPED DRAIN REDUCES LATERAL FIELD**




**NMOS WITH N+ POLY GATE**

- **Vt Is Typically Negative Or If Positive Near Zero**
- **Vt Adjust Implant Is Boron In A P-type Substrate Making The Nmos Transistor A Surface Channel Device**





## ***PMOS WITH N+ POLY GATE***

- **V<sub>t</sub> Can Not Be Positive Because All The Contributors To The V<sub>t</sub> Are Negative. Even Making Q<sub>ss</sub>=0 And N<sub>d</sub> = Zero Does Not Make V<sub>t</sub> Positive**
- **V<sub>t</sub> Is Typically More Negative Than Desired Like -2 Volts**
- **V<sub>t</sub> Adjust Implant Is Boron In An N-type Substrate Making The Pmos Transistor A Buried Channel Device (Charge Carriers Move Between Drain And Source At Some Distance Away From The Gate Oxide/Silicon Interface**




**PMOS WITH N+ POLY GATE**





***PMOS WITH P+ POLY GATE***

- **Changes Work Function Of The Metal**
- **Thus Metal-semiconductor Workfunction Difference Becomes About +1 Volt Rather Than ~0 Volts.**
- **This Makes  $V_t$  More Positive Than Desired So An Ion Implant Of N-type Impurity Is Needed Making The Device A Surface Channel Device Rather Than A Buried Channel Device.**




**PMOS WITH P+ POLY GATE**




## *SURFACE CHANNEL VS BURIED CHANNEL*

- Surface Channel Devices Exhibit Higher Subthreshold Slope
- Surface Channel Devices Are Less Sensitive To Punch Through
- Surface Channel Devices Have Less Severe Threshold Voltage Rolloff
- Surface Channel Devices Have Higher Transconductance
- Surface Channel Devices Have About 15% Lower Carrier Mobility



**SCALING OF MICROCHIPS**

Micron, Boise ID		Lmin	Chip Area	
16 Meg DRAM	1992	0.5 $\mu\text{m}$	140.1 $\text{mm}^2$	
	1993	0.43	96.2	
	1994	0.35	57.0	
	single level metal	1995	0.35	59.6
	1996	0.35	43.6	
	1996	0.30	38.3	
	1996	0.25	30.6	
	1997	0.30	29.2	
64 Meg DRAM	1994	0.35	191.0	
	1996	0.30	123.3	
	1997	0.25	93.2	





## SCALING


Let the scaling factor K be:

$$K = \text{SIZE OLD} / \text{SIZE NEW}$$


Example: to go from 1.0  $\mu\text{m}$  to 0.8  $\mu\text{m}$

$$K = 1.0 / 0.8 = 1.25$$

To reduce the gate length we also need to reduce the width of the D/S space charge layers. This can be done by increasing the substrate doping. Now that the substrate doping is increased the MOSFET  $V_t$  is harder to turn on; this can be corrected by decreasing the oxide thickness. Scaling a device in such a way as to keep the internal electric fields constant is called constant-field scaling




**CONSTANT FIELD SCALING**



Quantity in Scaled Device = old Quantity times Scaling Factor

Dimensions ( $L'$ , $W'$ , $X_{ox}'$ , $X_j'$ )	$1/K$
Area	$1/K^2$
Packing Density	$K^2$
Doping Concentrations	$K$
Bias Voltages and $V_t$	$1/K$
Bias Currents	$1/K$
Power dissipation	$1/K^2$
Capacitance	$1/K^2$
Electric Field Intensity	$1$
Body Effect Coefficient	$1/K^{0.5}$
Transistor Transit Time	$1/K$
Transistor Power Delay Product	$1/K^3$


*Rochester Institute of Technology*  
*Microelectronic Engineering*



**OTHER SCALING RULES**

Quantity	Constant Field	Constant Voltage	Quasi-Constant Voltage	Generalized
W, L	1/K	1/K	1/K	1/K
X <sub>ox</sub>	1/K	1/β	1/K	1/K
N	K	K	K	K <sup>2</sup> /β
V, V <sub>t</sub>	1/K	1	1/β	1/β

$$1 < \beta < K$$



***SCALING EXAMPLES***


**Example:** 5 Volt,  $L=1.0\ \mu\text{m}$  NMOS,  $N_a = 5\text{E}16$ ,  $X_{\text{ox}}=250\ \text{\AA}$   
Scale to  $0.8\ \mu\text{m}$  NMOS. Constant Field Scaling

$$K = 1.0/0.8 = 1.25$$

$$X_{\text{ox}} = 250/1.25 = 200\ \text{\AA}$$

$$N = 5\text{E}16 (1.25) = 2.5\text{E}17\ \text{cm}^{-3}$$


$$V_{\text{supply}} = 5\text{Volts}/ 1.25 = 4\ \text{Volts} \quad \text{and} \quad V_t = 1/1.25 = 0.8\ \text{Volts}$$



## *GATE OXIDE THICKNESS*


The gate should be as thin as possible to reduce the short channel effects. In addition there is a limit imposed by considerations that affect the long term reliability of the gate oxide. This requirement imposes a maximum allowed electric field in the oxide under the long term normal operating conditions. This limit is chosen as 80% of the oxide field value at the on-set of Fowler-Nordheim (F-N) tunneling through the oxide. Since the latter is 5 MV/cm, a 4 MV/cm oxide field is considered as the maximum allowed for long term, reliable operation. For example:

For 2.5 volt operation,  $X_{ox}$  is set at:  $X_{ox} = V_{dd} / E_{max}$   
 $= 2.5 \text{ V} / 4 \text{ MV/cm} = 65 \text{ \AA}$



## ***SALICIDE***

Ti Salicide will reduce the sheet resistance of the poly and the drain and source regions. Salicide is an acronym for Self Aligned Silicide and Silicide is a material that is a combination of silicon and metal such as Ti, W or Co. These materials are formed by depositing a thin film of the metal on the wafer and then heating to form a Silicide. The Silicide forms only where the metal is in contact with the Silicon or poly. Etchants can remove the metal and leave the Silicide thus the term **Self Aligned Silicide** or **SALICIDE**.



**RIT's FIRST SUB MICRON TRANSISTOR**

**Mark Klare 7/22/94 Electron beam direct write on wafer, n-well process 5E12 dose, P+ Poly Gate PMOS, shallow BF2 D/S implant, no Vt adjust implant.**

L=0.75  $\mu\text{m}$

X<sub>ox</sub>=300 Å



D/S X<sub>j</sub> = 0.25  $\mu\text{m}$

P+ poly



Nd well ~3E16

V<sub>t</sub> = -0.15

Sub V<sub>t</sub> Slope=130 mV/dec





*RIT NMOS Transistor with  $L_{\text{effective}} = 0.4 \mu\text{m}$*



$L_{\text{mask drawn}} = 0.6 \mu\text{m}$

$L_{\text{effective}} = 0.4 \mu\text{m}$

**\*This is RIT's first sub-0.5  $\mu\text{m}$  Transistor\***




Mike Aquilino May 2004




**RIT NMOS Transistor with  $L_{\text{effective}} = 0.4 \mu\text{m}$**

ID-VG Vt Sweep



ID-VG Sub-Threshold Slope




$L_{\text{eff}} = 0.4 \mu\text{m}$

$I_D @ (V_G=V_D=3.5V) = 140 \mu\text{A}/\mu\text{m}$




$V_t = 0.75V$

$SS = 103 \text{ mV/decade}$

$\text{Log}(I_{\text{on}}/I_{\text{off}}) = 7.5 \text{ Orders of Magnitude}$




## RIT NMOS Transistor with $L_{\text{effective}} = 0.4 \mu\text{m}$




$L_{\text{eff}}$ ( $\mu\text{m}$ )	Vt (V)	SS (mV/dec)	DIBL (mV/V)
0.4	0.75	103	110
0.5	0.85	100	29

- 0.5  $\mu\text{m}$  exhibits well controlled short channel effects
- 0.4  $\mu\text{m}$  device can be used depending on off-state current requirements
- 33% Increase in Drive Current compared to 0.5  $\mu\text{m}$  device



Mike Aquilino May 2004

*SUB 0.25 $\mu$ m NMOSFET*



o  $L_{\text{mask}} = 0.5 \mu\text{m}$


o  $L_{\text{poly}} = 0.25 \mu\text{m}$

o  $L_{\text{effective}} = 0.2 \mu\text{m}$

Mike Aquilino

May 2006


Figure 28: ID-VD for 0.25  $\mu$ m NMOS Transistor



o  $I_D = 177 \mu\text{A}/\mu\text{m}$  @  $V_G = V_D = 2.5 \text{ V}$   
o  $V_T = 1.0 \text{ V}$

\*This is RIT's Smallest NMOS Transistor

*SUB 0.25 $\mu$ m PMOSFET*




- o  $L_{\text{mask}} = 0.6 \mu\text{m}$
- o  $L_{\text{poly}} = 0.25 \mu\text{m}$
- o  $L_{\text{effective}} = 0.2 \mu\text{m}$

Mike Aquilino  
May 2006

Figure 31: ID-VD for 0.25  $\mu$ m PMOS Transistor

\*This is RIT's Smallest PMOS Transistor



- o  $|ID| = 131 \mu\text{A}/\mu\text{m}$  @  $V_G=V_D=-2.5 \text{ V}$
- o  $V_T = -0.75 \text{ V}$


**MORE DATA FOR 0.25 $\mu$ M MOSFET'S**

**0.25 $\mu$ m Leff NMOSFET**


- o  $I_{off} = 13 \text{ pA}/\mu\text{m}$  @  $V_D=0.1 \text{ V}$  (with drain diode leakage removed)
- o  $I_{off} = 11 \text{ nA}/\mu\text{m}$  @  $V_D=2.5 \text{ V}$  (with drain diode leakage removed)
- o  $\text{Log}(I_{on}/I_{off}) = 4.2 \text{ decades}$
- o  $SS = 119 \text{ mV/decade}$  @  $V_D=0.1 \text{ V}$

**0.25 $\mu$ m Leff PMOSFET**

- o  $I_{off} = -20 \text{ fA}/\mu\text{m}$  @  $V_D=-0.1 \text{ V}$
- o  $I_{off} = -4.9 \text{ pA}/\mu\text{m}$  @  $V_D=-2.5 \text{ V}$
- o  $\text{Log}(I_{on}/I_{off}) = 7.4 \text{ decades}$
- o  $SS = 75 \text{ mV/decade}$  @  $V_D=-0.1 \text{ V}$
- o  $SS = 85 \text{ mV/decade}$  @  $V_D=-2.5 \text{ V}$
- o  $DIBL = 8.3 \text{ mV/V}$  @  $I_D=-1 \text{ nA}/\mu\text{m}$




ID-VG for 0.25  $\mu$ m PMOS Transistor



## REFERENCES

1. Device Electronics for Integrated Circuits, Richard S. Muller, Theodore I. Kamins, John Wiley & Sons., 1977.
2. Silicon Processing for the VLSI Era, Vol. 2&3., Stanley Wolf, Lattice Press, 1995.
3. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.
4. The MOS Transistor, Yannis Tsiividis, 2<sup>nd</sup> Edition, McGraw Hill, 1999



***HOMEWORK – SHORT CHANNEL MOSFETs***

1. In short channel devices the threshold voltage becomes less than expected for long channel devices. Why.
2. Explain reverse short channel effect.
3. What is the effect of narrow channel width on transistor device characteristics.
4. What is the purpose of low doped drain structures?
5. How does mobility degradation and velocity saturation effect transistor device characteristics?
6. Why is P+ doped poly used for PMOS transistors.
7. What is the difference between mask channel length and effective channel length.
8. What is punchthrough? What processing changes can be made to compensate for punchthrough?
9. When scaling from 2  $\mu\text{m}$  to 1.5  $\mu\text{m}$  give new values for: device dimensions W,L, $X_{\text{ox}}$ , doping concentration, bias voltages, bias currents, power dissipation, transit time.
10. What is SALICIDE process. Why is it used?

