











![](_page_3_Figure_0.jpeg)

	Advanced CMOS Process Tech CHARLES SMITH 19	nology 954		
PHYSICAL REVIEW	VOLUME 94, NUMBER 1	APRIL	1, 1954	
Piezo	resistance Effect in Germanium and Silico	n		
	CHARLES S. SMITH Bell Telephone Laboratories, Murray Hill, New Jersey (Received December 30, 1953)			
Uniaxial tension caus complete tensor piezoren terms of the pressure coor for each of the materials nisms. A possible micro constant is discussed. T of these semiconductors mation about this struc-	is a change of resistivity in silicon and germanium of both $\pi$ istance has been determined experimentally for these material ficient of resistivity and two simple share coefficients. One of th is exceptionally large and cannot be explained in terms of previo copic mechanism proposed by C. Herring which could account his so called electron transfer effect arises in the structure of , and piezoresistance may therefore give important direct e ure.	and p types. The s and expressed in e shear coefficients usly known mecha- for one large shear the energy bands xperimental infor-		
			c v	
	$\begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix}$	► [010] [010] [100]	[110] $\frac{1}{2}(\pi_{11}+\pi_{12}+\pi_{24})$	$[110]$ $\frac{1}{2}(\pi_{11}+\pi_{12}-\pi_{44})$
	Fro. 1. crystallog have been tudinal in	Schematic diagram raphic orientations a used. Arrangements the text; B and D a	showing the st nd the electrode A and C are de: re called transver	ress system, the structures which signated as longi- se.
	© April 27, 2010 Dr. Lynn Fuller	Pa	ae S	

![](_page_4_Figure_0.jpeg)

![](_page_4_Figure_1.jpeg)

![](_page_5_Figure_0.jpeg)

![](_page_5_Figure_1.jpeg)

![](_page_6_Figure_0.jpeg)

![](_page_6_Figure_1.jpeg)

![](_page_7_Figure_0.jpeg)

![](_page_7_Figure_1.jpeg)

![](_page_8_Picture_0.jpeg)

![](_page_8_Figure_1.jpeg)

![](_page_9_Figure_0.jpeg)

AmbarWaya strained_silicon process removes troublessore SiCs lower						
By David Lammers AUSTIN, TEXAS – AmberWave Systems Corp. (Salem, N.H.) claims to have worked out a form of strained silicon that re- moves the silicon germanium	LI children Shing United States and States a	type SOI wafer, according to AmberWave CEO Mark Wolf. In strained-silicon on silicon- on-insulator (SS-SOI), the re- laxed SiCe layer normally is left intact to provide a strain on	the thin top layer of silicon. Achieving strained silicon on an SOI wafer normally involves forming a thin (20- to 50-nano- meter) combined layer of SiGe and strained silicon, a difficult	ITTE OTICE TRAYET ITTE OTICE TR		
thickness to achieve for the combined SiGe-Si films. In the AmberWave process, presented at the recent IEEE SOI conference in Williams- burg. Ya, strained silicon is flipped onto an oxide layer. A SiGe layer is created and pha- narized by chemical mechanical polishing to reared and pha- narized by chemical mechanical polishing to reared and pha- narized by chemical mechanical polishing to reared and pha- narized by the co-founding the thickness of the top films, said AmberWave co-founder Mayank Balasra, who worked on the process development. A 200-am SiGe layer is de- posited on the phanarized SiGe, and then a thin layer of strained alicons is created on top. Hydro- gen is implanted through the strained-silicon layer to induce a cleave plane, allowing the wafer to be subit later in the mores.	Wext, the implanted struc- ture is bonded to an oxidized sil- icon handle wafer. The trans- ferred silicon germanium layer is oxidized and etched away se- lectively, with the oxidation stopping at the layer of strained silicon. The result is a thin layer or of strained silicon bonded to an oxide layer. "Creating a silicon layer that is tens of nanometers thick Anor- mally is very difficult. By bond- ing an integrated strained-sil- icon layer on top of the oxide, there are no fundamental issues to keeping the silicon layer as thin as possible," said Bulsara.	Silicon So with bi-ax strain	OI wafers kial tensile			

![](_page_10_Figure_0.jpeg)

![](_page_10_Figure_1.jpeg)

## Advanced CMOS Process Technology

## TRIPLE-GATE TRANSISTOR

## Intel details its triple-gate transistor structure

© April 27, 2010 Dr. Lynn Fuller

improved by about 10 to 100 times, Intel reported. That's similar to the power improve-ment seen with planar fully de-pleted silicon-on-insulator (SOL) CONTINUED FROM PAGE I The company claims the structure also facilitates the de-pletion effect in fully depleted transistors. "Just as it is easier to squeeze something from three sides instead of from just (SOI) transistors. three sides instead of from just one side, the triple-gate device allows us to fully deplete the sil-icon layer, surrounded on three sides by gate oxide and gate electrode materials," said Ger-ald Marcyk, director of compo-nents research at Intel's logic dwolownent context in Hills. motivating Intel to consider ful-ly depleted structures, and Mar-'We're getting closer to a fundamental

development center in Hillsshift in how we boro. Óre "We at Intel. and others in the "We at Intel, and others in the industry, believe that we're get-ting closer to a fundamental shift in how we make transistors, largely because of leakage and power considerations," Marcyk added. "We need a different kind of structure and us believe this make transistors.' of structure, and we believe this i-gate structure is a good step. ut I can't say it is the final step."

cyk said the tri-gate scheme m prove more manufacturable on SOI wafers than planar struc-tures would be. To create a fully

depleted box structure with a 30-nm gate length, the thick-ness of the silicon can be kept at 30 nm-a more manageable 30 nm-a more 30 nm-a more manageable challenge than the 10-nm sili-

Power concerns are what's

con thickness that may be re-quired with a planar fully de-pleted SOI-type device, he said. Intel has demonstrated conproposed a fully depleted struc-ture called the Depleted Sub-strate Transistor (DST). While such a structure would effec-tively eliminate the leakage ventional planar transistors with

gate lengths of 20 nm, and brute-force scaling is ex-pected to enable perforpected to enable perfor-mance and density gains. But the  $I_{off}$  is too high for microprocessors with 100 million to 200 million transistors. Such small 20,00 **D**rains planar transistors suffer high sub-threshold leakhigh sub-threshold leak-age as the gate electrodes are brought closer togeth-er, and leakage through the gate oxide also in-the gate oxide also interface on the gate of the gate oxide oxide oxide also interface on the gate oxide the gate oxide oxide oxide oxide also interface oxide oxide oxide oxide also interface oxide oxide oxide oxide oxide also interface oxide oxide oxide oxide oxide oxide also interface oxide oxide oxide oxide oxide oxide oxide interface oxide oxide oxide oxide oxide oxide oxide oxide also interface oxide oxide oxide oxide oxide oxide oxide oxide interface oxide oxide oxide oxide oxide oxide oxide oxide interface oxide oxide oxide oxide oxide oxide oxide oxide oxide interface oxide interface oxide interface oxide ox Source 

Intel's tri-gate structure uses a 65-nm gate length and 130-nm design rules to improve drive current.

from the source to the drain, the DST presents a manufacturing challenge: "It requires us to put the transistor on an ultrathin layer of silicon which is much smaller than the gate length," At last December's Interna-(IEDM) in Washington, Intel

Page 23

ography road map. With a Fin-FET, the smallest feature be-comes the fin, rather than the gate. You have to extend your

Further, FinFET per-formance has proved dis-appointing, he said. "If we try to make a double gate structure in a really tail fin, it is hard to make something with that aspect ratio. In our case, if the width is equal to the height, it is a little better verv-easier to etch-and ometry-easier to etch-and

the lines [for the fin] leaning over." he said. "The triple-gate devices are ery scalable to smaller sizes

You have to extend your lithography to figure out how to pattern the fin. If you talk to anybody in the research community, that's the problem, "Mar-cyk said. Further, FinFET per-formance has proved dis-

ou don't have to worry about

But this [structure] is just a pos-

![](_page_11_Picture_22.jpeg)

![](_page_11_Figure_23.jpeg)

Page 12

![](_page_12_Figure_0.jpeg)

![](_page_12_Picture_1.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Figure_0.jpeg)

## HIGH-K FOR GATES

In its approach, "TI will leverage a chemical vapor deposition (CVD) process to deposit hafnium silicon oxide (HfSiO), followed by a reaction with a downstream nitrogen plasma process to form HfSiON or hafnium silicon oxynitride. By implementing the nitrided CVD technique, TI is able to solve the leakage issue without degradation of the other key parameters that customers have come to expect from SiO2-based gate dielectrics," according to the company. "Through a modular addition to the typical CMOS gate stack process, HfSiON integration has been demonstrated offering mobility that is 90 percent of the silicon dioxide universal mobility curve, with effective oxide thicknesses (EOTs) below 1-nm," according to TI.

![](_page_14_Figure_3.jpeg)

Page 29

![](_page_14_Figure_4.jpeg)

![](_page_14_Figure_5.jpeg)

![](_page_15_Figure_0.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_0.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_19_Figure_0.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Figure_1.jpeg)

![](_page_21_Figure_0.jpeg)

![](_page_21_Picture_1.jpeg)

![](_page_22_Picture_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)