ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

Summary of Selected EMCR732 Projects for Spring 2005

Mike Aquilino Dr. Lynn Fuller

Motorola Professor Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 <u>LFFEEE@rit.edu</u> <u>http://www.microe.rit.edu</u>



Rochester Institute of Technology

Microelectronic Engineering

6-6-2005 732Projects05.ppt

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

INTRODUCTION

Each of the students in EMCR650 and EMCR732 are asked to do a process improvement project to make the student factory better. In place of a final exam they present their project results.

Students in EMCR731 did a observational study of particulate contamination in some of the tools in the laboratory.

This document is a summary of some of their presentations.



Rochester Institute of Technology

Microelectronic Engineering

OUTLINE

Introduction

Thin Gate Oxide Growth by Rapid Thermal Processing (RTP) Measurement of 50Å Oxides at RIT

Surface Charge Analyzer (SCA) Measurements of Oxide Quality

New Aluminum Etch Recipe for Lam4600 with Endpoint Detection

Rework Strategy for Aluminum Etch in Lam4600

Testing of First CMOS DAC Lot

Four Levels per Mask Plate Stepper Job for Canon Stepper

Drytek Quad Nitride Sidewall Spacer Etch Uniformity

Simulation of Threshold Adjust Implant for Adv-CMOS Process

Rochester Institute of Technology

Microelectronic Engineering

THIN GATE OXIDE GROWTH BY RAPID THERMAL PROCESSING (RTP)





Figure 6-18 Typical data for oxide thickness as a function of time for a rapid thermal oxidation process (after Moslehi et al., 1985).

Textbooks say that 150Å of oxide can be grown by RTP at 1100°C in 60 sec.



RTP RECIPE

Recipe for RTP Oxide, time during SS (Steady State) was changed to obtain different oxide thicknesses, 60s, 120s, 240s, and 480s

Step	Time (sec)	Temp (C)	T sw	Gain	Dgain	Iwarm	Icold
Delay	10						
Ramp	120	1000					
SS	10	1000	20	-250	-60	5500	5500
SS	480	1000	20	-250	-60	5500	5500
Delay	300						

Sébastien Michel, February 2005 Steve Parshall, Kazuya Tokunaga, May 2005



Rochester Institute of Technology

Microelectronic Engineering

OXIDE THICKNESS MEASUREMENTS

RTP Oxide at 1000 C, Dry O2

The data shown was obtained using the 5 point 6"wafer Spectromap

Time	8	4	2	1	Minutes
Mean	211.53	150.13	104.29	67.04	А
Max	271.26	174.22	132.36	71.245	А
Min	167.06	130.35	57.249	53.866	А
STDDEV	37.112	20.187	28.929	14.234	%
Center Pts	271.26	174.22	132.36	71.245	А

The data shown was obtained using the VASE (Variable Angle Spectroscopic Ellipsometer)

Time	8	4	2	1	Min
Xox	272.54	167.59	143.03	55.77	А
n	1.45	1.45	1.45	1.42	



Rochester Institute of Technology

Microelectronic Engineering

OXIDE MEASUREMENTS COMPARISON





We believe the VASE and the Sprctromap are the best measurement tool for under 100 A

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

RTP OXIDE QUALITY MEASUREMENTS

Measurements made using the SCA (Surface Charge Analyzer)

Time	8 minutes	4 minutes	2 minutes	1 minute
NSC	1.13E+14	1.64E+14	1.46E+14	7.56E+14
Qox	3.55E+11	4.26E+11	4.28E+11	4.73E+11
Dit	2.76E+11	3.05E+11	4.32E+11	4.13E+11
Qfb	4.66E+11	5.53E+11	5.94E+11	7.05E+11
Ts	83	78	126	151

Dit is close to Bruce Furnace thermal gate oxide values Typically ~1E11

Rochester Institute of Technology

Microelectronic Engineering

UNIFORMITY OF SURFACE STATE DENSITY

Experiments: 2 P-type bare wafers

 \rightarrow RCA clean

- \rightarrow TCA clean of the oxidation furnace, Bruce Tube 4.
- →Gate oxide growth, 150A thin oxide growth, dry O2 Bruce recipe 215.
- →Thickness measurement: 5 points, average value: 140A, standard deviation < 10A.
- →Wafers inserted in the furnace show hundreds of added particles so did RCA clean without HF step.
- →SCA 2500: Use Recipe FAC-P with a test wafer (known oxide thickness) in order to calibrate the probe by measuring 1 point.
 →Program 9PTSQSIX, 9 points.



	9 points square	Wafer 1	Wafer 2	
Sébastien Michel	Si doping (/cm3) N _{sc}	1,07e14	0,90e14	
Spring Quarter 2005		Std dev: 0,02e14	Std dev: 0,01e14	
	D _{it} (traps/cm2/ev)	1,41e11	0,84e11	
		Std dev: 0,07e11	Std dev: 0,02e11	
Rochester Institu	T _s (usec)	233	235	
Microelectronic I		Std dev: 5	Std dev: 7	
	© 7 June 2005 Dr. Lynn Fuller, Motoro	la Professor Pag	e 9	

ALUMINUM ETCH RECIPE END POINT DETECTION





Rochester Institute of Technology Microelectronic Engineering

By Gianni Franceschinis

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

LAM 4600 Al Etcher

Plasma Chemistry
 Cl2 – Reduces Pure Aluminum
 BCl3 – Etches native Aluminum Oxide
 Increases Physical Sputtering
 N2 – Diluent and carrier for the chemistry
 Chloroform – Helps Anisotropy and reduces
 Photoresist damage

Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

LAM 4600 Al Etch

Film Stack Used:

Sputtered Aluminum, CVC 601 5mTorr, 16 sccm Ar flow rate, 2000 watts 1500 Seconds (5 min pre sputter) Average Al Thickness 8400Å

5000Å Wet Oxide Bruce Furnace Tube 1, Recipe 50

Rochester Institute of Technology

Microelectronic Engineering

LAM 4600 Al Etch

Recipe 12: Jeremiah Hebding

Step	1	2	3	4	5
Pressure (mtorr)	300	300	300	300	0
RF Top (W)	0	0	0	0	0
RF Bottom (W)	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
N2	25	25	40	50	50
BCI3	100	100	50	50	0
Cl2	10	10	60	45	0
Ar	0	0	0	0	0
CFORM	15	15	15	15	15
Complete	Stabl	Time	endpoint	Oetch	time
time (s)	15	8	120	25%	15

Never endpoints, always goes 120 seconds



Rochester Institute of Technology

Microelectronic Engineering

LAM 4600 Al Etch

Plot Configuration (Trend Menu)

	A	В
Name	1	2
Mode	Manual	Manual
Start	111	111
End	119	119
Target	34	35
Input	Hard	Hard
Sample Rate	0.5	0.5
Start	53	53
V.Slope	>	>
Value	1	1
Stop	53	53
V.slope	<	<
Value	0	0

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor



LAM 4600 Al Etch

Typical Endpoint signal



LAM 4600 Al Etch

Final Proposed Recipe: Number 122122

Step	1	2	3	4	5	Rate	e ~50Å/s
Pressure (mtorr)	300	300	300	300	0		
RF Top (W)	0	0	0	0	0		
RF Bottom (W)	0	250	125	125	0		
Gap (cm)	3	3	3	3	5.3		
N2	25	25	40	50	50		
BCI3	100	100	50	50	0		
Cl2	10	10	60	45	0		
Ar	0	0	0	0	0		
CFORM	15	15	15	15	15	Channel	В
Complete	Stabl	Time	endpoint	Oetch	time	Delay	130
time (s)	15	8	130	10%	15		
~						Normalize	10 s
G	ianni Fr	ancesch	inis, Ma	ıy 2005		Norm Val	5670
							105%
Microelectronic Engineering						Slope	+
	or	Page 16					

LAM 4600 Al Etch Rework Strategy

Aluminum Etch Rework Strategy:

If the etch was not complete use the following procedure to do an additional etch

10 seconds Aluminum wet etch Spin Rinse Dry (SRD) LAM 4600 Recipe 12 or 122122 with manual endpoint calculated from 50Å/s etch rate



Rochester Institute of Technology

Microelectronic Engineering

LAM 4600 Al Etch

Conclusion:

Endpoint detection is possible if the endpoint signal parameters are set appropriately

A rework strategy was developed for incompletely etched wafers.

Gianni Franceschinis, May 2005





Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

TESTING OF FIRST DAC LOT







Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

2 µm NMOS TRANSISTOR





Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

2 µm NMOS ID vs VGS





Rochester Institute of Technology Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

2 µm PMOS TRANSISTOR





Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

PMOS TRANSISTOR ARRAY



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

2 µm PMOS ID vs VGS



2µm INVERTER



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

2 µm INVERTER



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

73 STAGE RING OSCILLATOR



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

CANON STEPPER JOBS FOR 4-LEVELS/RETICLE

The objective of this project is to write stepper jobs for the Canon stepper that will allow the use of masks with four levels per quartz plate.

The key things that need to be changed are the masking blade positions in the shot file and shifts in the layout file. Four mask layers are placed on a single mask by placing the center of each layer 20 mm x 20 mm from the center of the quartz plate. This corresponds to a 4 mm x 4 mm shift on the wafer. The shifts are +4,+4 and +4,-4 and -4,+4 and -4,-4 depending on which quadrant is being printed. The blade positions are also different depending on which quadrant is being printed.



Rochester Institute of Technology

Microelectronic Engineering

CANON STEPPER JOBS FOR 4-LEVELS/RETICLE



CANON STEPPER JOBS FOR 4-LEVELS/RETICLE

We named the Stepper Jobs: Level 1: MIXED4X1_NWEL Level 2: MIXED4X1_ACT Level 3: MIXED4X1_STOP Level 4: MIXED4X1_VT

ΒU



UNDERSTANDING THE PROBLEM





UNDERSTANDING THE PROBLEM

Need to include a layout (block) shift of successive levels (not shot shifting)

Duplicated the level 1 layout but include a layout shift



BLOCK SHIFTING

Copy level 1 layout file Create Block and Shift

Edit layout>Create Block>Shift Block





RESULTS

Currently alignment with TVPA marks is successful Work still needs to be completed with fine alignment marks

Both Levels Aligned

Rochester Institute of Techi Microelectronic Engineerin

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

CONCLUSION

Successful alignment using TVPA marks has been accomplished using the 4x1 mask on the Canon Stepper

Work is still in progress on how to incorporated the use of the fine alignment marks

Robert Manley, May 16, 2005



Rochester Institute of Technology

Microelectronic Engineering

INVESTIGATION OF ETCH UNIFORMITY

This project involved an investigation of the etch uniformity for the nitride sidewall spacer etch used in our advanced CMOS process.





Swapnyl Shah, May 2005

Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

PROCEDURE

Standard factory recipe to grow 500A gate oxide using Bruce 04.
 Oxide measurement using Standard 5 point measurement on the wafer showed uniform 500A oxide growth.

Followed by 3500A Nitride deposition using ASM LPCVD tool.
 The thickness measurement and deposition rate distribution profile was analysed on Tencor Spectramap. Mean thickness of 3044A with std deviation of 204.7A was measured on 24 pre-selected points.
 Nitride was etched using the Drytech Quad, Reactive Ion etching system with wafer on **metal plate** and later using a **quartz plate** beneath the wafer . Pressure was set to 50 mTorr. Recipe ????
 Half of the nitride was etched using a pre-determined etch rate of 1100A/min for 1.5 min and later analyzed for uniformity on the Tencor Spectramap.



Rochester Institute of Technology

Microelectronic Engineering

MEASUREMENTS

§The wafer placed with flats up during the Nitride deposition.

§Wafer placed with flats facing the user during etching nitride using the Drytech Quad.

§Wafer placed with flats aligned to the plate on Spectramap and measurement taken on the following points.

§Wafer positioning very important during each step of wafer processing.



Rochester Institute of Technology

Microelectronic Engineering



DATA



SPECTROMAP RESULTS



Wafer 1 after nitride dep





Wafer 1 after nitride etch



Wafer 2 after nitride etch

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

DATA

Wafer # 1 (on Metal Plate)

Data on all points: Average Etch rate: 1141.55 A Max Etch rate: 1897.1 A Min : 964.53 A Non uniformity percentage: 32.58 A

Data on standard factory 5 points: Average Etch rate: 1201.88 A Max Etch rate: 1346.8 A Min : 1117.13 A Non uniformity percentage: 9.32 % Wafer # 2 (on Quartz Plate)

Data on all points: Average Etch rate: 1190.89 A Max Etch rate: 1541.06 A Min : 1069.53 A Non uniformity percentage: 18.06 A

Data on standard factory 5 points: Average Etch rate: 1246.54 A Max Etch rate: 1319.93 A Min : 1117.26 A Non uniformity percentage: 8.316 %

Swapnyl Shah, May 2005

Rochester Institute of Technology Microelectronic Engineering

CONCLUSION

§ The uniformity of nitride etching at the Drytech Quad increases by 1% using the quartz plate.

§ Overall, the etching mechanism using Drytech Quad is not very uniform and needs some changes in recipe of the Quad.



Rochester Institute of Technology Microelectronic Engineering

Mike Aquilino

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

Simulation of Threshold Adjustment Implant for the Advanced CMOS Process at RIT

The objective is to do SUPREM simulations to determine the correct threshold adjust implants for the RIT Advanced CMOS Process.

Michael Latham, May 2005



Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

HAND CALCULATIONS



UNADJUSTED THRESHOLD VOLTAGES

N-MOSFET VT, Nss=1E11, Xox=100 A, Na=1E17, **VT=0.25**

Dose=1.07E12 x 2 = 2.15E12 Boron

P-MOSFET VT, Nss=1E11, Xox=100 A, Nd=1E17, VT=-0.34

Dose=8.76E11 x 2 = 1.75E12 Phosphorous

Note: we want +0.75 and -0.75 volts



Rochester Institute of Technology

Microelectronic Engineering

SIMULATIONS



NMOS



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor

$NMOS-I_DV_G$



PMOS



PMOS $I_D V_G$



NMOS



© 7 June 2005 Dr. Lynn Fuller, Motorola Professor



PMOS









CONCLUSION

NMOS

 $V_{\rm T}$: 0.73V $V_{\rm T}$ Adjust Implant: 30KeV B_{11}, 3E12cm^{-2} Dose PMOS

 V_T :-0.74V V_T Adjust Implant: 60KeV P₃₁, 3.5E12cm⁻² Dose

Rochester Institute of Technology

Microelectronic Engineering

Michael Latham, May 2005

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor



Rochester Institute of Technology

Microelectronic Engineering

© 7 June 2005 Dr. Lynn Fuller, Motorola Professor