Batch Fabrication of High-Performance Planar Patch-Clamp Devices in Quartz

By John M. Nagarah, Eunsu Paek, Yi Luo, Pin Wang, Gyeong S. Hwang, and James R. Heath*

We report here on a batch microfabrication approach for producing ultra-smooth, high-aspect ratio structures in silicon dioxide and quartz films, and we apply that method towards the construction of planar-patch clamp electrophysiology devices that, for the first time, achieve the performance metrics of the very best micropipette-based patch-clamp approaches.

The patch-clamp method has been a powerful technique for elucidating ion channel protein biophysics and for assisting drug discovery, since its invention by Neher and Sakmann.

This technique traditionally involves bringing a flame-polished glass micropipette into contact with a cell membrane and electrically isolating a membrane patch (Figure 1a). The high resistance of the seal (>1 GΩ is the gold standard) minimizes leakage conductance and thus Johnson noise, allowing one to probe single ion channels and macroscopic (whole-cell) ion channel activity with high signal to noise. The modification of channel activity using chemical and physical stimuli, has, for example, yielded a deeper understanding of how membrane proteins link internal cellular activity with the extra-cellular environment. However, the technique is serial and time consuming, prompting investigators to develop wafer-based approaches to patch-clamping to increase the throughput of measurements (Figure 1b).

The success of the glass micropipette patch-clamp technique has implicated glass or quartz as the favored material for microelectrodes. Typical micropipettes have tip openings 0.5–2.0 μm wide. Additionally, the cell membrane is drawn 5–100 μm into the pipette, suggesting that there is a lower limit to the depth of a planar pore that can be utilized as a patch-clamp electrode. High density plasma etching is preferred for micromachining SiO₂ films due to its enhanced etch-rate, uniformity, anisotropy, and selectivity over masking and underlying layers. However, high biases are required when plasma etching high aspect ratio (HAR) structures in dielectrics, and this makes the realization of smooth HAR pores in glass difficult (Figure S1; Supporting Information). This hurdle has driven several groups to build planar patch-clamp platforms in alternative materials, such as silicon and polydimethylsiloxane (PDMS). Alternatively, groups have also explored non-standard, serial microfabrication techniques such as ion track etching, ion milling, and laser machining through SiO₂ films. Some of these platforms have yielded GΩ seals in over 50% of trials, with typical seal resistances in the range of 1–5 GΩ, and rarely exceeding 10 GΩ. These values are lower than what is possible with the micropipette approach. For high resolution, single-ion channel measurements (Figure 1c), seals in excess of 20 GΩ are desired. Furthermore, many planar devices exhibit relatively high open electrode resistances of 6–30 MΩ which can introduce a large noise that can interfere with whole cell measurements (see Figure 1c). Devices fabricated in a quartz-like material (which has a lower dielectric loss factor than silicon, PDMS, and other glasses) with a low open electrode resistance, and that routinely achieve seal resistances >10 GΩ would be preferred for high resolution measurements of single (1–2 pA) and whole cell ion channel currents.

We report here on a combined electrochemical/lithographic process that defines highly polished micrometer and submicrometer-sized features in thick metal masking films. These films are utilized as etch masks during the high density plasma etching of silicon dioxide (also an electrochemical process). We show, through experiment and theory, that the thickness of the conducting masking film modulates, in a unique way, the electric field within the HAR dielectric. This, in turn, permits the degree of ion bombardment to the mask/oxygen sidewall to be tailored, and allows for the realization of smooth HAR pores in fused quartz and deposited low temperature oxide (LTO). Smooth HAR pores 7–12 μm deep in fused quartz/silica with open electrode resistances in the range of 0.8–3.0 MΩ are demonstrated, and GΩ seals are achieved in nearly 80% of trials, with the majority exhibiting seal resistances from 20–80 GΩ. The resultant planar patch-clamp array is competitive with the best of pipette-based patch-clamp measurements. Furthermore,
the microfabrication procedures are consistent with established integrated circuit parallel fabrication approaches.

We begin by depositing Ni films of various thicknesses onto a SiO₂ substrate, onto which a 230–270 nm thick resist film is deposited via spin-coating. An array of holes is first defined within the resist, using electron beam or UV lithography. These holes are smaller diameter than the desired final pore size, a design consideration that compensates for undercut during the subsequent electrochemical process (Figure 2a). To electrochemically etch the Ni, the substrate (anode) is immersed in 85% H₃PO₄(aq) and a positive bias is externally applied to the exposed metal. The relatively low water concentration (14.2 m) of the H₃PO₄(aq) is exploited to limit the etch rate and to polish the metal sidewalls: the rate-limiting step is the diffusion of water to the metal surface to dissolve reaction products. As a consequence, raised features on the metal surface are etched faster because they are exposed to a higher local water concentration. This suppresses any influence that crystallographic orientation and/or surface defects could have on the anodic dissolution rates. Care must be taken so that the edges of the exposed Ni do not etch faster than the center of the pattern — a condition that can result in island formation. Conditions that discourage island formation are a thicker resist layer and/or metal film, a smaller diameter resist pattern, and lower applied bias. The proper choice of conditions permits the reproducible production of ultrasmooth pores, with sub-micrometer and micrometer-sized diameters, in Ni films ranging from 100–600 nm thick (Figure 2b). (See Experimental Section and Supporting Information for details).

Inductively-coupled plasma reactive ion etching (ICP-RIE) is employed to transfer the Ni patterns into the underlying SiO₂ layer (Figure 2c). C₄F₉(g) is the main feed gas for SiO₂ etching due to its appreciable etch rate and selectivity. The ICP etching system utilizes a coil to decouple the plasma density from the ion energy, which is independently-controlled. While increased ICP powers generally result in improved etch rates, reproducibility will suffer, especially at the micrometer and sub-micrometer scale. A relatively low ICP power of 1000 W was utilized to minimize thermal fluctuations of the etching chamber wall and hence, fluctuations in fluorocarbon deposition onto the wafer during the etching process. This, in turn, resulted in highly reproducible etching conditions (Figure S2; Supporting Information).

ICP-RIE etching of the substrates, when masked with the smooth Ni pores, enables us to realize HAR SiO₂ pores with very smooth sidewalls (Figure 2d). When we varied the Ni mask thickness for a particular SiO₂ etching time, we observed an unexpected trend: the oxide pore sidewall smoothness increased as the Ni mask thickness increased (Figure 3a). Even with an RIE P of 500 W with a 500 nm thick Ni mask, the silicon dioxide sidewall remained very smooth (Figure S3; Supporting Information). These results are counter-intuitive since thicker metal masks with their more tapered sidewalls are more prone to mask erosion, and hence, micro-masking which can produce rougher oxide sidewalls during plasma etching. The electric charging of HAR oxide structures masked with insulating films during high density plasma etching has been previously shown to affect etching. However, the effects of metal masks have largely been ignored. Thus, we sought to better understand the plasma etching of HAR structures that were masked with conducting films.

Monte Carlo simulations were utilized to investigate the plasma etching trends described above. We considered only electrical charging effects. This assumption is likely valid because the plasma etching is not expected to affect these experiments. While we found that the experimental plasma conditions (e.g., ion energy distribution, ion and electron temperature, plasma density), we investigated trends. We simulated charging within a dielectric pore geometry for different aspect ratios (by altering the mask thickness; Figure S4; Supporting Information). Insulating and conducting mask cases were investigated and compared.

Consider first the typical case of utilizing a high-density plasma to etch a HAR dielectric structure, with an insulating thin film as the etch mask. The flux of electrons that penetrate deep into the HAR structure will decrease with increasing depth due to the isotropic velocity distribution of the electrons (Figure S5a; Supporting Information), and thus, negatively charge the top portions of the mask sidewall. In addition to this geometric shadowing, the negative charges on the sidewall will repel additional electrons, serving to further reduce the flux of electrons to the pore bottom, at least initially. The trajectory of the positive ions however, is not significantly perturbed by the negative
sidewall due to the ions’ greater translational energies. Thus, the ions, owing to their anisotropic velocity distribution, positively charge the bottom surface of the pore. Consequently, the potential within the trench rises as a function of depth to attract electrons and repel positively charged ions in order to balance the reduced electron current (Figure S6a; Supporting Information). This continuous rising potential in the pore results in retardation, local electric fields throughout the pore at steady state ($\nabla \phi = - \nabla \phi$) (Figure 3b).\(^{[31,33–36]}\)

When the aspect ratio of the pore is increased to 1.5 (by increasing the insulating mask thickness), the current imbalance becomes more severe. As a result, the positive potential at the bottom of the pore will increase to greater values, deflecting more ions towards the upper insulating sidewalls to cancel negative charges. This allows relatively more electrons to be attracted deeper into the pore at steady state. Because the mask and pore sidewall are both insulating, the electron flux (Figure S5a; Supporting Information) and potential (Figure S6a; Supporting Information) change in a gradual and uniform manner throughout the pore depth and across the pore width (i.e. there are no significant potential gradients towards the sidewalls).\(^{[36]}\) This is evident by observing the uniformity and uniformity of the local electric fields throughout the pore for two different aspect ratios (Figure 3b).

Figure 2. Highly polished, lithographically-defined structures in metal and dielectric films. a) Pore patterns, smaller than the intended nickel pores, are lithographically defined in a resist layer above a nickel film. The exposed Ni (anode) is electrochemically etched/polished in concentrated acid to create highly polished Ni patterns undercut from the resist pattern. SEM image of arrays of pores in a 250 nm thick Ni film is shown. Scale bar = 5 μm. b) SEM images of pores in Ni films with different thicknesses, #1-3: 100 nm, 300 nm, 500 nm, respectively. c) The Ni pores serve as etch masks during high-density plasma etching of high aspect ratio structures in silicon dioxide. An SEM image of an array of pores etched 5μm deep in silicon dioxide. Scale bar = 5 μm. d) SEM images of high-aspect ratio pores in silicon dioxide with very smooth sidewalls. The depth of each pore, #1-3, is 3 μm, 5 μm, 8 μm, respectively. Pores #1-2 are etched in LTO films while pore #3 is etched in fused quartz.
The yield of GΩ seals did not depend upon pore diameter over the range studied (although the open electrode resistance is related to the diameter), but rather to pore depth (Figure 4a). GΩ seals were only obtained for pore depths ≥ 7 μm (Figure 4b), demonstrating that there is a glass surface area threshold to obtain GΩ seals. This likely means that the seal resistance is distributed along the cell membrane/glass surface interface. [6,17] With pores >7 μm deep, GΩ seals were achieved in nearly 80% yield, with the majority of seals over 20 GΩ and as high as 80 GΩ. Most GΩ seals with pores >7 μm deep were stable for at least 30 minutes, with several lasting longer than 60 minutes. Because planar patch-clamp pores fabricated in borosilicate (a low loss dielectric) with an outward taper have been reported to rarely achieve seals in excess of 5 GΩ, [18] and borosilicate micropipettes with a very small diameter and more narrow taper have been reported to achieve seals >50 GΩ, [21] we hypothesize that the enhanced performance of our planar devices is due to the slightly inward taper of the etched pore (Figure 2d) which may favor a more intimate contact between the glass surface and cell membrane.

We present recordings of ion channel current in whole cell mode (Figure 1c) from a voltage-clamped RBL-1 cell with a 5 μm deep planar pore (Figure 4c). Our wafer packaging scheme (Figure 1b) is currently designed for quick exchange of patch-clamp electrode chips in order to test the yield of GΩ seals; consequently, it draws too much capacitance for high resolution single ion channel measurements. The seal resistance was 10 GΩ before transitioning into whole cell mode. The current-time traces (Figure 4c) and current-voltage relation (Figure 4d) are characteristic of inward rectifying potassium (IRK) channels. The zero current at 0 mV indicates that the predominant ion channel conductance is carried by K+ ions since [K]internal = [K]external, in agreement with the literature. [38]

A combined lithographic and electrochemical method was developed to pattern highly polished micrometer sized features through thick Ni films. This process should be further applicable to other metals [19,40] and metal alloys [24]. Polished features in Ni films were used as etch masks for the plasma etching of HAR structures into silicon dioxide. We demonstrate that the thickness of the conducting mask modulates the electric field within the HAR dielectric during plasma etching, and allows for the tailoring of the sidewall smoothness, which ultimately enables the realization of smooth, HAR pores in glass and fused quartz. In addition to electrophysiology, the microfabrication approaches developed here may have applications in other fields, such as photonics [41] and plasmonics [42,43].

HAR pores in quartz, when utilized as planar patch-clamp electrodes, exhibit unrivaled wafer-based patch-clamp performance. A high yield of GΩ seals is achieved, with most of those seals exhibiting a resistance in excess of 20 GΩ, and as high as 80 GΩ. When interfaced with a microfluidic system, these devices should enable the acquisition of high quality single ion channel data. [16,44] Furthermore, the high performance of these devices does not come at a cost of large open electrode resistances. Finally, microfabrication steps utilized here are amenable to batch fabrication, and thus have the potential to serve as the foundation for an ultra-low noise, high throughput patch-clamp platform.

We utilized HAR pores suspended in silicon dioxide membranes as planar patch-clamp electrodes (Figure 1b). The following pore geometries (depth × diameter, in micrometers) were tested: 0.5 × 1.5, 1.5–2.6 × 1.2–1.6, 3.0 × 0.6–1.0, 5.0 × 0.7–2.9, and 7.6–12 × 1.1-5.1. The 0.5 μm and 1.5–5.0 μm deep pores were fabricated in thermal oxide and LTO films on silicon, respectively, while the 7.6–12 μm deep pores were fabricated in fused quartz. With the experimental setup shown in Figure 1b, cells were introduced into the top chamber and suction from the bottom chamber was applied until a cell was immobilized and sealed over the pore. Seal resistances (Figure 1c) were recorded by applying a voltage pulse and monitoring the leakage current.

Figure 3. Monte Carlo simulations of electric charging in HAR structures during plasma etching. a) SEM images of pores etched in silicon dioxide with identical etching parameters masked with four different Ni film thicknesses, showing a trend of increased silicon dioxide sidewall smoothness with increased Ni mask thicknesses. Scale bar = 1 μm. b) Monte Carlo simulations of the electric fields that develop within high aspect ratio dielectric structures during plasma etching with different insulating mask thicknesses. c) Electric field plots for metal masks. Incident ion energies in electron volts (eV) were calculated for both insulating (b) and conducting (c) masks, from an initial ion energy of 65 eV.
Figure 4. High performance planar patch-clamp electrodes. a) A plot of open electrode resistance versus maximum seal resistance is shown for various values of pore depth. b) Plot showing relation between % yield of G2 seals and pore depth. c) Whole cell current of inward rectifying ion channels endogenously expressed in RBL-1 cells is recorded with a 5 μm deep planar patch-clamp pore. The voltage protocol is shown above. d) Current vs. voltage plot of the whole cell ion channel current from c).

Experimental Section

Ni film anodic etching: Ni was evaporated onto polished wafer substrates at a rate of 1 Å s⁻¹ with a Mark 40 Electron-Beam Evaporator (CHA Industries, Fremont, CA). Either electron-beam or photolithography was used to pattern features into the resist film. The Ni surface was contacted with an ‘alligator’ clip on the top of the wafer, while the rest of the wafer was submerged into Class 10 85% (wt) phosphoric acid (General Chemical; Parsippany, New Jersey). Bases were applied to the substrates with an E3611A DC Power Supply (Agilent Technologies; Inc, Santa Clara, CA). See Table S1 in the Supporting Information for exact processing parameters.

High-density plasma etching of SiO₂: Patterns in the nickel masking film were transferred into the SiO₂ with an Advanced Oxide Etcher (Surface Technology Systems, PLC; Newport, UK) after a chamber cleaning and seasoning. Unless noted, the plasma parameters were ICP P = 1000 W, CF₂ = 40 sccm, O₂ = 5 sccm, p = 6 mT. See Table S2 in the Supporting Information for exact processing parameters.

Monte Carlo simulations of HAR dielectric etching: Monte Carlo simulations of charging during plasma etching have been previously described. A specific dielectric pore geometry is assumed (Figure S4a; Supporting Information) while the mask thickness is varied, thus, altering the aspect ratio.

Cell culture and harvesting: All cell lines and reagents were purchased from the American Type Culture Collection (ATCC; Manassas, VA). Cells were grown and passed according to the ATCC guidelines. Before electrophysiology measurements, cells were spun down at 500–800 RPM and washed with saline three times.

Electrophysiology recordings with planar electrodes: The wafer packaging scheme, electrophysiology setup, and cell-loading/seal-testing procedure has been previously described. When testing seals, the intracellular solution contained (in mm) 130 NaCl, 5 KCl, 10 CaCl₂, 2 MgCl₂, 10 HEPES, pH = 7.4 (adjusted with NaOH) with a final osmolality of 293 mOs. For the whole cell measurement in Figure 4c, the intracellular solution contained (in mm) 130 KCl, 5 NaCl, 4 CaCl₂, 2.1 MgCl₂, 10 HEPES, 10 EGTA with pH = 7.4. The extracellular solution contained (in mm) 130 KCl, 5 NaCl, 10 CaCl₂, 2 MgCl₂, 10 HEPES, pH = 7.4. The current traces in Figure 4c were acquired at 20 kHz and filtered at 1 kHz.

Supporting Information

The Supporting Information contains a detailed protocol of the fabrication, simulations, and electrophysiology methods. The Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was funded by the National Cancer Institute grant no. S5US CA119147 (J.R.H., P.I.) and by the Institute for Collaborative Biotechnologies through grant DAAD19-03-D-0004 from the US Army Research Office. We thank Rigo Pantoja, Kate Klemic, Jan Behrends, and Fred Sachs for very useful advice and Habib Ahmad for contributions in creating figures in this manuscript. We also thank the UCLA Nanoelectronics Research Facility staff, especially Tom Lee and Joe Zendejas, for their support in device fabrication.

Received: May 14, 2010  
Published online:
