Updated 2002-08-08
contents:
the independent Protel FAQ
Protel Users FAQ http://groups.yahoo.com/group/protel-users/files/protelfaq.html
Frequently Asked Questions (with answers) about the Protel schematic, layout, and simulation software; and related general circuit design tips.
Lots of stuff missing. Please help us fill it in. Send improvements to the FAQ maintainer, currently David Cary <david_cary at mercmarine.com> (but surely *you* could make a better FAQ).
There is a Protel Users mailing list.
Smart Protel users subscribe to both of the following lists,
since traffic flips between them when one is (temporarily) offline.
http://www.techservinc.com/protelusers/
http://groups.yahoo.com/group/protel-users/
/* was
http://www.egroups.com/group/protel-users
*/
mailing list status page http://www.techservinc.com/protelusers/getlistopt.html
Mailing list archive for the Protel Users mailing list: http://groups.yahoo.com/group/protel-users-PEDA-Archive/messages
Mailing list archive for the Protel Users mailing list: http://www.mail-archive.com/proteledaforum@techservinc.com
Older mailing list archives for the Protel Users mailing list: http://www.angelfire.com/electronic/protelarchive/threads.html | http://www.angelfire.com/electronic/protelarchive/maillist.html . /* Some older messages are archived in http://groups.yahoo.com/group/protel-users/files/protelmbx%28update12Aug2000%29.zip . -- is this still online ? */ /*
Abd ul-Rahman Lomax has put another archive of the Protel mailing list online. Go to http://www.idrive.com/ and visit abdlomax. In the shared folder, the file is protelmbx.zip. -- is this still online ? */
For general PWB design questions, the mailings lists available at http://www.ipc.org/html/forum.htm may be more appropriate.
If you have a Protel document that someone has already set up properly, it's easy to make minor changes to the PWB. The typical sequence goes like this:
If you don't have a Protel document that someone has already set up properly, it's up to you.
Generally starting from "scratch" you draw a schematic #start_schematic, simulate it (or manually prototype it on solderless breadboards), then lay it out #start_layout.
The default ERC matrix is pretty good. Most people change ``Tools | ERC | Rule Matrix'' so that the entire ``Unconnected'' row and column is warnings and errors.
See ``input port'' for an explaination of why the input port row and column is identical to ``output pin''.
``The main change to the ERC matrix that I'd suggest over the default is to set the "Unconnected" row and column to either warning (yellow) [or error (red)] instead of No Report (green). This will require you to put a "No ERC" marker on any unconnected pins, but that seems like a good idea, anyway.
The other change I made was to make the "Unspecified Port" row and column all error (red), as I don't want to have ANY port unspecified. '' -- Dwight Harm Trax Softworks, Inc. 2001-06-12
If you already have a board designed using some other software, it's often quicker and more accurate to try to import those design files into Protel than to start from scratch. Check out the conversion tools .
When you're doing a new board "from scratch", the easiest way to start a new layout (assuming you already have a schematic):
In theory, the correct footprints for all your components should show up in a big pile to the right of the board. But I've never seen that happen perfectly the first time. While looking at the PWB, you'll need to "add" libraries of footprints. When you find the right shape in the footprint library, remember the name of that footprint, then flip back to the schematic. While looking at the schematic, you'll need to double-click the components and make sure the right footprint name is filled in each "footprint" box. Typically you change a few things and do step (4), change a few more things, repeat until all the footprints look right.
Then you'll want to set up "Design rules" for minimum hole size, minimum annular ring, etc. (... vias ...)
Draw 50 mil tracks on the keep-out layer, "continuous" (the start of one track snapping exactly to the end of the last track), centered on the board edge, completely around the board. (This forces tracks on the signal layers to stay at least 25 mil away from the board edge). Set up a design rule to force components to stay even further away from the edge.
Draw 60 mil tracks on the ground plane centered on the board edge, completely around the board. Do the same for every power plane. This makes the copper plane stop 30 mil way from the board edge. (If the planes run all the way to the edge, then they will be exposed after routing, and it would be very easy for them to short together). [FIXME: would it be better to run *only* the ground plane right up to the edge ?]
Here's some settings/preferences that seem to cause a lot of unnecessary trouble.
A1: "Design | Netlist Manager | Menu | Update Free Primitives From Component Pads" to fix the trace nets. Then run a DRC to find "real" shorts.
A2: http://www.protel.com/resources/kb/kb_item.asp?ID=2039 -- Matthew van de Werken
[These assume that the component pads have already been assigned a net by loading a netlist with either
bug: this "[] Snap to center" text is unclear as to what it really does. It should be renamed "[ ] Use incorrect reference points". Why does it even exist ?
Q: Can Protel handle large boards ?
Protel can handle some huge boards. Size Of board 23.359 x 15.88 sq in 2600 components, 19,823 pads, 13,464 vias http://www.dunneroberts.co.uk/progallery/big-body.htm [FIXME: has this gone offline ?]
The mouse-wheel problem ... [FIXME]
A1: "View | Toolbars | Wiring tools" (" v b w ") "View | Toolbars | Drawing tools" (" v b d ")
A2: click "the down arrow just left of the File menu" and then "Customize | Toolbars". You can see which toolbars you have open. The "Menu | Edit" gives a few more options.
A1: They are error markers (ERC markers). Fix the error by properly wiring up the component. Then the next time you run "Tools | ERC | OK", they will all go away.
Q2: But I want to get rid of them all *now* ! (translation: ``I want to put a bandaid on the symptom, rather than fixing the root problem.'' )
A2: "Select all error markers with the global function and clear them." -- Joe Leonardy
non-A1: [missing feature] Unfortunately, "Tools | Reset Error Markers" is only available in the PCB layout editor, not in the schematic editor.
non-A2: [Bug] Run the ERC with "add error markers" NOT checked. Then they should be removed. [But they are still there. Bug ?]
(This is with the `` Edit | Export to Spread... '' function, available in both schematic and layout, not the `` Reports | Bill of material'' function. Some people use this spreadsheet and ``File | Update'' to make complicated modifications to the schematic or layout that would take much longer in any other way. )
Occasionally you have "parts" that you don't actually have to buy. For example, connectors that are only needed on the prototype board, left off of production boards. Or fiducuals and RF "components" that are really just patterns in the copper. Since my purchasing agent panics when a part is mentioned on the silkscreen but gets left off their BOMs, I put "(unstuffed)" or "(unused)" or "prototype only" or something similar to reassure him that this is a complete BOM and we aren't forgetting some crucial component.
``We put 'DNP' into the part field when we wish not to stuff a part... it stands for "Do Not Populate"... :) '' -- Bill Brooks 2001-02-12
A: (1) Place one backslash character at the very start of the string. (Selecting this option means that *all* of the following characters have a bar above them, so you have to continue using the older method for something like RD/W\R\.) [-- Geoff Harland.] Make sure the option is enabled. Go to Tools->Preferences->Graphical Editing, and check the box that says (funnily enough) "Single '\' Negation". [-- MvdW Matt van de Werken on 2000-08-21 ]
At 08:00 PM 7/26/00 -0400, Roger wrote: >One of the "golden rules" that I was taught in the military environment >(60's) was to never allow a 4-way junction. the rational being that blue >print machines (ammonia) could drop the junctions and you would not be >able to tell if there should be a junction. The rule is a sound one, and the reason is not limited to the characteristics of diazo copying. Using four-way junctions appears to match one of the drawing conventions, which is that a four-way "junction" is not a junction, it is one wire crossing another. In that convention, junctions are *always* two-way or three-way. It's a good drawing habit. Under these conventions, a three-way junction is a connection, period. Tie dots, if any, are redundant. ... one should *never* draw a wire across a pin end unless one wants to connect to that pin. ... autojunction will prevent drawing errors that would produce a confusing drawing; i.e., a three-way junction with no tie dot. And it saves time. ... (Copying or moving blocks around, it can be a good idea to turn off autojunction....) Abdulrahman Lomax P.O. Box 690 El Verano, CA 95433
" I also find it useful to set the pin colour to black and the wire colour to a lightish blue. It is easy to see where pins end and wires begin." -- Ian Wilson
When you do a large design, it's worth your time to learn about global operations. ``global operations ... the single greatest feature of Protel ... very powerful and well worth spending a day to understand.'' -- Ian Wilson. You'll find them very useful in both the schematic editor and the PWB layout editor.
With large schematic designs, it helps reduce clutter to use busses and hierarchy. If you have several sections that are almost identical (say, independent filters and amplifiers for Left and Right stereo channels), it's helpful to put the duplicated stuff on one sheet (``one channel''), and include 2 copies of the sheet symbol on the top-level schematic page. Then any changes you make on that page of the schematic are automatically made to both channels of the PWB.
[For the purpose of making connections between sheets,] ``Bus labels/names are in the format P[0..15], which includes the nets P0 through to P15 (please note the square brackets and the two dots). No other naming convention is accepted. . You cannot group/bus nets with names such as "clk", "data", "strobe", etc. You cannot assign a bus a name such as "i2c".'' -- Brendon Slade on 2001-01-03 [It's fine to name a bus "i2c" on a single sheet, and attach wires net-labeled "clk", "data", etc. to it.]
``I've used (and liked!) the hierarchical sheet support, with "Sheet Symbol/Port Connections" selected for netlists, synch, and ERC. ... [If] I set "Net labels and ports global", my sheet entries that were connected on a top-level schematic page no longer appear connected, unless the port names are identical. Essentially, any wiring between sheets at the top-level is now meaningless -- it has no effect on the netlist.'' -- Dwight Harm 2001-01-02
``global is evil, as I often want to use a sheet several times in a design...'' -- Dwight Harm 2001-01-02
Dwight Harm 2001-01-03 :
Here's some bugs associated with ``Tools | ERC | Setup | Sheets to Netlist: Active sheet | OK'':
Workaround: Use ``Tools | ERC | Setup | Sheets to Netlist: Active project | OK''. Then ERC ignores the lines in the ERC rule matrix involving ``input port'' and ``output port''. Then ERC ignores whether a port is set to ``input'' or ``output''. Instead, ERC uses the ports to discover what is really (on some other page) connected to the devices on this page, and gives the correct warning.
[This is a bug in Protel; until it is fixed, here are some work-arounds]
A1: http://www.aspiring-technology.com/website/prt_xrf.html /* was http://www.aspiring-technology.com/prt_xrf.html */ a free addon for Protel 99SE. If you have a multi-sheet design, it adds text to each port documenting "To which other sheets does that port connect ?". "Reports | Add Port References"
A:
Abd ul-Rahman Lomax on 2001-03-15 03:05:40 PM To: "Protel EDA Forum" Subject: Re: [PEDA] Protel Port/Hierarchy Checker Program Available At 12:39 PM 3/12/01 -0800, Mike Coward wrote: > > We had lots of problems here in our hierarchical designs with having our >ports not match on sheets and their sheet symbol. The Protel ERC couldn't >seem to detect the two most important cases: ports with no matching sheet >symbol entry, and a sheet symbol entry with no matching port. (If the ERC >can be configured to do this, please let me know - I tried for days). I put >together a Perl program to scan the design and find the errors, and I'd be >happy to make it available to anyone who wants it. This program has been uploaded to the filespace for protel-users@yahoogroups.com, zipped with documentation as portcheck.zip. It is written in Perl; a URL for obtaining a Perl interpreter is given in the readme file. Thanks to Mr. Coward for providing this utility. Abd ul-Rahman Lomax LOMAX DESIGN ASSOCIATES PCB design, consulting, and training Protel EDA brokering (resale) services Sonoma, California, USA (707) 939-7021, efax (419) 730-4777 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * http://lomaxdesign.com/
(schematic library design tips for making new symbols.)
If you want a symbol that's not already in the #libraries , then you must make it yourself in your own library.
When designing a new schematic symbol, Ian Wilson says: "don't use hidden pins ... ever. The are not logical or intuitive and new users consistently have problems with them."
There seem to be 2 kinds of schematic symbols:
When making a new shematic symbols, it helps to
Bug: The "update schematic" button really ought to (1) take the version of the part in memory (which you have just edited) and save it to disk, *then* (2) use the version on disk to update open schematics.
But at the moment, it only does step (2).
Workaround: Always ``press the "file save" button before you press the "update schematic" button.'' -- "Graeme Zimmer" on 2001-04-04 05:38:42 PM
Q: How do I copy a schematic symbol from some other library to my own personal schematic symbol library ?
A: After I right-click on the name of the component (in the left pane of the symbol editor), I choose "copy". No more clicks needed. Then I switch to my own personal libraries, right-click in that left pane, and choose "paste". Don't have to click again here either. In the schematic symbol editor, there's no way to do that from the menu options -- you *must* do it with the right-click thing. I wish for a ``Edit | Copy Component'' and a ``Edit | Paste Component''. Unfortunately, the ``Tools | Copy Component...'' does *not* do the right thing. Then rename it.
In an ideal world, layout would consist of
In reality (as of 1999), one usually does
(1) setting up: drawing the outline of the board, marking and locking mechanical areas.
(1b) "Design Options Options" and pick reasonable grid values
(25 mil grid was popular with all-through-hole boards;
10 mil grid (exactly 0.254 mm) seems to be popular with surface-mount boards)
(2) place components with auto-place
(3) laugh at the stupidity of today's computers
(4) Manually group components by going to the schematic,
selecting a related group of components, doing "Tools | Select PCB components",
and moving each group near the final position, using human intuition to place each group.
(5) Use human intuition to shuffle the components of each group.
If each group can be packed into a small rectangle (a "room"),
and there is enough room on the board
to place every rectangle ("room") without overlapping,
then that makes things easier.
(6) route "critical nets" and lock them down
(7) auto-route
iterate:
(8) move component(s) to make more room in congested areas
(9) Put in traces you just made more room for
(10) re-connect component(s) you just moved
(11) Do DRC
until everything's wonderful.
The next step after Layout is creating the CAM files to go to manufacturing.
setting up: drawing the outline of the board, marking and locking mechanical areas.
Draw (typically on layer Mech 2) the outline of the board, where all the mounting screws go, and where mechanical constraints are. Leave that layer on while placing components so you know what to work around.
(slots, "rectangular holes", concave boards, ...)
"Hamid A. Wasti" on 2001-02-12 wrote:
Subject: Re: [PROTEL EDA USERS]: Rectangle holes
Brad Velander wrote:
> a typical shop might have a 32mil diameter > router as their smallest size > router bit and therefore your corners will have a 16mil radius.It is a bad idea to use an inside radius same as your router bit radius. This requires the router to come to a complete stop and then start moving at 90 degrees. There will invariably be some chatter and the router will cut into the sides. It is better to make a minimum radius larger than the router radius so the cut is programmed as an arc which will give a lot better results.
Hamid
Many people put layer stack-up text (also called a ``layer name block'') in some unused corner of the PWB:
I always create a "layer stack-up window" on each copper layer of the PCB. (i.e. The top will have a "1", the next layer a "2" etc.) For a 6 layer board you will see a strip of numbers 123456. Leave the solder mask off the top & bottom around this strip. That way you can hold the "window" up to the light & confirm that they actually built the stack-up you requested, and you don't need to cut up a test coupon. You have to remember to "draw" the numbers as negatives for the plane layers, because you are actually drawing non-copper. Remember to leave copper off all layers around this window, so the board is somewhat transparent.
-- Mark Geddes
Dennis Saputelli put his version online: http://www.egroups.com/files/protel-users/stack2.zip
Ian Wilson further explains:
So in words: If I have layer 3 as a negative plane layer, I will simply have a numeral "3" on the layer. To the left I will have a small fill, just large enough to remove copper under the numerals "1" and "2" and to the right I will have another fill, just large enough to remove the copper under "4", "5" and "6" (for example). ... Obviously this changes depending upon number of layers and plane distribution. An automatic, Protel-generated, graphic would be useful. ... So each signal layer has just a simple numeral. Each plane layer has the numeral and two fills, one on each side, that allows light to shine through to the board. Sample showing this is available from egroups file store: http://www.egroups.com/files/protel-users/LayerStackSample.zip
Abd ul-Rahman Lomax continues:
I put down, on, say, the fabrication layer, a series of numbers from 1 up to the number of layers. I draw a box around this, using a small track size. This box is on a fabrication layer. I edit each number so that it is on the appropriate layer. On negative layers, I place 50 mil track to fill in all but an area over the number of that layer. ... Since I typically use a 50 mil track to keep negative layers clear from the board edge, that size is available ... The blowouts that are visible through the board, with the plane layer numbers between them, leave an hour-glass type of shape instead of a rectangular box, but this is harmless.
Once you've sketched the outline of the board, it's time to place components.
Some people use ``Rooms'' to help put related components in the same general area (digital stuff here, analog stuff there). If you break your schematic into several pages, this automatically happens. If you just have one big schematic, `` Select the components one desires to associate with a room. Design/Classes/Component/Add/Class_Generator/Selection/True and create a class of the selected components. Then assign that class to the room. '' -- Abdulrahman Lomax (2001-04-09)
One under-appreciated ``component'' is the ``virtual short'', also known as a ``star point'' which can be used as a ``star ground''.
Q: ``Isn't there some way to put ... a trace on the board that is ignored for DRC checks ? ... Also, I want to put jumpers on my board that are shorted on the PCB. That means that to use the jumper I have to cut the trace on the PCB. How do I do this? It is the same type of question. '' -- Russell
Since you want the 2 nets to connect at one and only one place, symbolize that place on your schematic with a 0 Ohm resistor symbol or ``Create a schematic symbol, call it TIE, that looks like a short bar with a pin at each end. When placing the symbol on the schematic, you will be able to preserve your individual net names.'' -- John Lemburg on 2001-01-31. Then give that component the special "TIE" footprint.
Abd ul-Rahman Lomax on 2000-08-21 01:21:58 PM
a shorting component that is open to DRC and shorted in the actual copper. The basic idea is to use a very small distance between [``surface mount''] pads or fills (pads are better because they can be named). In the schematic is an ordinary jumper, between, for example, GND and GNDA. The pads have a dimension in the contact direction which is, say, .002 mil (yes, 2 microinches) short of contact, and a Design Rule is created to allow those two pads to be so close without generating a clearance error. Once such a component is made, it can be used for any PCB. If one forgets to make the Design Rule, one gets reminded. ...
So one has control *from the schematic* over the shorting of nets; it is a single-point short -- which is what is ordinarily needed -- and additional shorts will be reported as DRC errors (unless, of course, one has placed more than one short), and the position of the short is clearly and easily controlled. It's easy to implement star grounds with this, by having several of these shorting components side-by-side. (These are non-BOM components....) ...
For prototype work, an ordinary jumper [footprint] can be used instead of the shorting component, allowing the replacement of the short by an inductor or resistor; the jumper is then replaced with the shorting footprint when the production gerbers are created.
Geoff Harland adds,
Doing things this way means that the implementation is *also* documented by the schematic file, and it is not necessary to tolerate DRC errors (in the PCB file), or to add any shorting tracks *after* running a DRC check (and before producing Gerber files)....
To prevent [the TIE component] from being imaged on the Gerber file for the Paste Mask layer, set the Paste Mask expansion value to a sufficiently negative value so as to mask these pads on this layer. (This can be done with a Design Rule, or from the 'Pad' dialog box invoked after clicking on each of the pads concerned.) And unless you want the copper in the area of these pads to be exposed on the actual PCB, similarly mask these pads on the Solder Mask layer as well. (Again, either by defining a Design Rule, or from the 'Pad' dialog box.)
Other people use this PWB footprint:
-- John Lemburg on 2001-01-31.``Create a PCB shape for TIE that looks like interleaved fingers of trace, like 4 from one end and 5 from the other, so that the fingers are not electrically connected when the board is fab'ed. The TIE pattern can be made large or small -- or very small -- depending on the ground currents. The TIE PCB shape has two connections -- just like the schematic symbol. ...
Place two TIE patterns, one connecting PS ground to GNDA and the other connecting PS ground to GNDD, very near the common ground point at the DC-DC converter on the board, on the back side or non-component side. ...
When you build first article, mask off the TIE patterns so they stay electrically open. Then when you check for ground integrity and non-pollution of that ground system, you can be absolutely sure that there are no sneak paths! ...
Remove the mask from the TIE patterns and apply solder. Now they are connected. In production, they will always be soldered and thus connected. ... Simply passing the board through wave soldering does the "short" by wetting the TIE fingers. ...
Any time you want to verify grounds are really connected at one point, at PS holy ground, simply solder-suck the TIE pattern or patterns for your test. Solder them back when you are done.''
Leaving the shorting to the very end of the process, with a gap that will survive fabrication, could make test easier. ... if the bare board is tested, the TIE method should detect additional shorts taking place in fabrication between the grounds, shorts that could serious affect noise performance; the virtual short method would not. ... However, for RF components which are never going to see the wave, a virtual short may be superior. ... Zero-ohm resistors or jumpers ... require the addition of a component or some additional operation to implement the short [compared to the virtual short]. If it considered desireable to have the short easily removed and replaced, I'd recommend a simple two-pin .100 spacing jumper; berg pins can be used, or a wire can be inserted and soldered or cut or resoldered.-- Abd ul-Rahman Lomax on 2001-01-31
See "How can I join two nets together on a Schematic and then on the PCB without creating an ERC and a DRC violation, respectively?" http://www.protel.com/resources/kb/kb_item.asp?ID=2097 ( was http://www.protel.com/kb/kb_item.asp?ID=2097 was http://www.protel.com/kb/rdc2097.htm ) for another work-around.
Both of these methods ("virtual short" component; real 0 Ohm resistor component) are used when you want DRC to make sure 2 nets are shorted together at one and only one place. For example, star grounds, the single-point connection between AGND and DGND. They can also help remind us to put the termination resistors at the correct end of a trace. Or connecting only at the 2 "ends" of a planar transformer.
microwave filter designers seem to really like the "virtual short" component.
``There are a number of advantages to [placing a zero Ohm resistor]. At prototype stage you can experiment with the options, such as a direct short between the two grounds, or a resistor, or an inductor. I commonly see a 10 ohm resistor used for this purpose. Another advantage is simplicity. You already know how to do this one. ... It is *much* better to use a zero ohm resistor or one of the other possibilities I will suggest than to merely short the grounds on the board. This would completely conceal any need to keep the grounds isolated (meeting at only a single point) and DRC will not detect such shorts, which could cause the product to fail, and, even worse, such a failure might be marginal and only occur under some conditions. If you have a single-point shorting component, you will not have to worry about this; you won't need to carefully track down your net's meandering to be sure it is isolated everywhere except the one point you want. ... make a design rule which will allow the pads of a specific component to be within .001 mil of each other. Yes, 1 microinch. Since such a gap (1) won't get plotted since the necessary plot resolution is unattainable with printed circuit board level photoplotters, (2) if it were plotted, it would not be fabricated since no fabricator could do this with pc board materials even if he tried hard, ... Just as with a zero-ohm resistor, this goes on the schematic and has the appropriate footprint assigned to it. ... The same concept can be used for such fauna as RF inductors that are only copper pattern on the board, anything that must be treated as a component for net list purposes, but which actually shorts, contrary to the net list. I have not discovered a down side to this procedure. ... There are also some tricks that can be done with plated-through holes. It is very easy and fast to drill out the plating in a hole to open a connection which depends on that plating. Because the hole guides the drill, one is less likely to slip and damage something else on the board.... ''
-- Abd ul-Rahman Lomax on 2001-01-26 08:13:51 PM
Another description of the same thing:
-- Rudolf Schaffer on 2001-01-30 02:31:43 AM-1- I defined a schematic symbol named TIE with 2 (unconnected) pins but graphically showing clearly the desired connection. -2- I defined a PCB library foot-print TIE with 2 tracks separated by a ~ 0.00003mm gap -3- I defined a "Component Class" for TIE -4- I defined a "Clearance Constraint" of 0.00003mm for Class TIE I just ask to my PCB manufacturer if a 0.00003mm gap will be under the resolution of his process, and it's 100% the case. I don't have error with schematic (nets are unconnected) and PCB (no net short-circuit or clearance violation)
Brad Velander on 2000-08-21 11:20:15 AM
Just for your reference we use the following pattern. We have two triangular drawn pads separated by a diagonal gap of 10 mils. The triangular pad & diagonal gap makes the visual presentation of the shorting jumper somewhat unique and less likely to be confused with other pads or features. There is no soldermask between the two pads. Finally we use a round circular silkscreen around the pads.
Common problems during component placement:
Subject: Re: [PROTEL EDA USERS]: Text in negative space we do need an active archive for this list, since this question was just discussed to death.... At 10:11 AM 8/31/00 -0700, Eric Albach wrote: >Hi, > I have a problem getting rid of text stuck in negative space on > Protel >99SE 5. I have tried to Select Outside the board area and then Clear but that >only deletes items in positive space. Is there a way I can do this? > How can I prevent this in the future? I don't even know what causes >things to end up in negative space. Place an object such as a pad or piece of text in the workspace, preferably toward the edge of the workspace nearest to the problem text. Select all primitives outside the board area -- including any other material you want to keep -- [ Select them by EDA (Edit/Select/All) and then use EEI (Edit/Deselect/Inside) to everything inside the board area. Alternatively, use "Edit->Select->OutsideArea". ] and also select the pad or text or whatever that you placed [with shift-click]. When you pick up the pad, all selected primitives will move with it and you can move them into the workspace, where they can be deleted. In rare cases it may take more than one step to get the material into the workspace. You can tell where the material is by the box that displays when picking up selected material and moving it. This box will include all selections, including those outside the workspace. How does it happen that material ends up outside the workspace (this includes positive coordinates greater than 100 inchs, not just negative coordinates)? In quite a similar way as to how one brings the material back in. One has left something selected and then, perhaps while working somewhere else on the board, one moves selected material and does not notice that the selection box goes off-screen. To prevent this, always clear out all selections before selecting new material for movement. Others have given suggestions as to how to do this. I use something a little different. As a touch typist, E-E-A (Edit dEselect All) is faster for me to type than X-A (deselect All). Both of these will clear all selections; and both of these are faster -- for me -- than finding and pressing a single function key, plus it is not necessary to go to the trouble of assigning X-A to the function key. The hand is quicker than the eye, and I've been typing for over forty years, whereas I have never learned to press function keys without looking. Abdulrahman Lomax P.O. Box 690 El Verano, CA 95433
A2:
the most clear-cut easy solution: De-select all (X-A) Select outside (E-S-O), then draw the box around your work to be un-affected Move Selection (M-S), this allows you to move the selection (what is outside the workspace) relative to your first click, without having to place and selecting an object IN the workspace!-- Bruce Walter on 2001-03-23
Q: "I'm designing a board with four amplifier channels. I have a layout that I like and would like the same layout for each channel. What is the best method for doing this ?" -- Roy Frazier
A1:
Select the block and copy it 3 times, then select each one, and use a global edit to replace all part designators with some systematic change, such as replace C101 with C201... C401 like this {C1=C2} and {R1=R2} and {U1=U2} etc. I haven't found a really cute way to do this, although originally naming all parts something like CZ01,CZ02...CZnn, and RZ01,RZ02...RZnn, etc. would make the replace much easier, as {Z=1}, {Z=2}...{Z=4}.
Duplicate the schematic section 3 times [can't you just put one section on a schematic sheet, then refer to that sheet 4 times on the main schematic sheet ?], rename the nets and components with global edits, update the board from the schematic.
Then
"Design | Netlist Manager | Menu | Update Free Primitives From Component Pads"to fix the trace nets.
Now, the board should check against the schematic nets without errors.
-- Jon Elson 2000-12-15
A2:
You will probably find the QualEcad http://qualecad.com/ add-in tool useful also. It will automatically generate new designators for selected sections of layout that you have copied. Find it at: http://www.qualecad.com/Reference%20Designator%20Modifier.zip
-- Tim Hutcheson 2000-12-15
If the footprint you want isn't already in the #libraries , then you'll have to make your own footprint.
If you're lucky, you don't need to create your own footprint library. Most boards can be built out of components that fit the standard footprint libraries.
See
If you create a new library, please please please embed a description of the library -- your name, email address, web page, the date it was created, the date of this revision, etc. Create an extra dummy component named "__about" with a bunch of "top overlay" silkscreen strings that list this text information ("metadata"). If you use the ".ddb" format, put a simple text file "readme.txt" in each ".ddb" database with this information.
When making a new footprint, it helps to
A: I right-click on the name of the component (in the left pane of the footprint editor), and choose "copy". No more clicks needed. Then I switch to my own personal libraries, right-click in that left pane, and choose "paste". Then rename it. In the footprint editor, I think this is the same as using ``Edit | Copy Component'', then flipping to my own library .ddb and doing ``Edit | Paste Component''.
Bug: The footprint I just pasted has the pick point (location 0,0 in the footprint editor) is centered on pin 1, no matter where it was on the original footprint. Manually fix it (see making a new footprint ) .
``First thing you do after "Tools/New Component", is "Tools/Rename Component".'' -- Peter Bennett. ``Using the same name for 2 different footprints is asking for trouble.'' -- David Cary.
footprint design tips:
A: Rich Schutz on 2001-08-01 01:50:30 PM wrote:
Mark, We ... Design the lands per IPC then add the extra pad. Do not change the Z-span of the pads. You want the extra pad on the ends to prevent shadowing. ... We add .020" to the outside pad edge for all chip resistors ... add .030" to ... Chip capacitors.
From: rlamoreaux on 2001-05-30
To: "Protel EDA Forum"
Subject: Re: [PEDA] SMT Land Pattern Design
I have generally used a combined approach which made since with older
versions of Protel, and is a little more difficult with newer.
Older versions of Protel had two spacings, one for large components and the
other for small. I made the small components like 0805 parts so the
silkscreen would overlap and form one 10 mil line at the proper
spacing, and large components had a spacing from their outmost pad or
silkscreen. This worked good for me. This was useful since it is
hard to draw an outline for a small part unless it is on the edge of
the placement area, and some large parts can look strange with a lot
of silkscreen around them.
With the current version of Protel I will create a class for small
components and a class for large to do the same thing. Then I can
create rules to set the proper spacing for all the different types of
parts.
Common footprints people design:
Most people put their company logo into their database:
From: HxEngr on 2000-08-31 12:11:48 PM To: Multiple recipients of list proteledausers Subject: Re: [PROTEL EDA USERS]: Place Graphics into PCB In a message dated 8/31/00 12:55:49 PM Eastern Daylight Time, RTupa writes: > Is there a way to place Graphics like a Company Logo into a PCB Data > Base? > One way that I've used is to build a footprint which contains the appropriate shapes, text, or whatever, either in the copper layers or the silkscreen. I even sometimes place a dummy "testpoint" part which calls for that footprint, in an obscure corner of the schematic so it doesn't get removed if I fully update the netlist. Biggest drawbag is that you can't handily scale the logo this way, so you might need to make several of different sizes, depending upon your needs. Steve Hendrix
Abd ul-Rahman Lomax on 2000-10-19 05:26:17 PM said [witty remarks ruthlessly snipped and other edits by the FAQ maintainer]:
At 08:11 AM 8/31/00 +0000, Ron Tupa wrote: >Is there a way to place Graphics like a Company Logo into a PCB Data >Base? Yes. ... There are two utilities. One of them is free, convert.zip, ... converts BMP to Protel ... Connect to www.idrive.com. Visit abdlomax. Activate the link under Storage, Convert.zip. Check the box beside Convert.zip and push the Download button. Unfortunately, I just checked and idrive is not allowing guest access, temporarily, they claim. ... So I'm uploading it also to the filespace for protel-users@egroups.com. That filespace is publically accessible, you don't have to be a subscriber to protel-users@egroups.com. (But I do recommend that all Protel users subscribe to the list; it's a backup list for this (techserv) list, which is occasionally down. There are about fifty subscribers to the backup list at this point; please do not post to protel-users except in an emergency, unless the association decides to do something else with protel-users.) Convert.zip contains a utility to convert BMP files to Protel format. http://www.egroups.com/files/protel-users/Convert.zip The other program is: >PCBLOGO costs $15(US) and is available from Henry Velthuizen, ><hfav at paradise.net.nz>, 104 Upper Fitzherbert Road, Wainuiomata, New Zealand. I'll also remind users that there is an ad list for Protel-related products and services: protel-users-ads@egroups.com. Like all the egroups lists, that list has an archive, so postings to the list will remain accessible for a long time. ... Note that there are not very many subscribers to protel-users-ads, but the egroups archives are indexed by major search engines and the archives are publically accessible. So an ad there may reach an audience far beyond the subscription base. For an example, search on www.google.com (my favorite search engine) for "Protel resale" and you will find pages from the mailing list protel-users-resale@egroups.com. Following up that search could save a Protel buyer upwards of $3000.... Abdulrahman Lomax P.O. Box 690 El Verano, CA 95433
Brian Guralnick has written:
PicToGBR.zip - 3kb -> source & instructions on how to convert a 256 shade gray image to Gerber.
pictogerberexample.zip - 182kb -> 3 images already converted into Gerber, both in circle mode & square mode. Select 'TopOverlay layer', then import.
ftp://ftp.point-lab.com/quartus/Public/ProtelUsers/
For large fine-pitch ICs, some people put a fiducial centered "underneath" the IC while others put 2 fiducials at opposite corners of the IC [what difference does it make ?]. If the IC land pattern in the footprint library already includes this fiducial, then it makes it easier at board layout time to place the component and move it around -- the board designer doesn't have to go back and manually re-center a fiducial under that IC.
If you use BGAs, you might want to use a footprint that includes traces "pre-routed" from the balls to the perimeter of the part. (Unfortunately, there is a bug in the 99SE auto-router -- the auto-router sometimes rips up those pre-routed traces. Work-around: change the footprint to any other arbitrary footprint, then change back to the correct footprint to re-load that footprint from the library. Then
"Design | Netlist Manager | Menu | Update Free Primitives From Component Pads"
to get those pre-routed traces connected to the correct net.
Q1a: How do I make a custom pad shape ? (I need something other than the simple pads shapes built-in to Protel: "circle", "rectangle", "oval", and "octagon")
A1: Build the custom pad shape out of several overlapping pads on the top layer (and optionally a through-hole pad on the multilayer). Assign them all the same reference designator.
A2: For even more flexibility, build the custom pad shape out of overlapping fills on *both* the top paste mask layer *and* the top copper layer. Place a small simple pad touching those fills. (Either a surface-mount pad on the top layer or through-hole pad on the multilayer).
Q1b: I tried that, but when I placed that footprint on my PWB, it lights up bright green with lots of DRC errors.
A1b: run "Design | Netlist Manager | Menu | Update Free Primitives From Component Pads" and run another DRC check.
Watch out if you use any copper *tracks* embedded in components. If you run the autorouter on a board with a Protel Sot-89 footprint (or other footprints with embedded tracks) , often the autorouter deletes the "trace" part of the footprint. You then need to refresh the footprint. [Has this bug been fixed ?]
Work-around 1: To stop the auto-router using the space freed by deleting your track you can protect the area with layer-specific keepout tracks and fills. -- Ian Wilson
Work-around 2: make sure those track segments are part of a trace that is terminated at both ends by a pad or via.
...
Under "Design | Rules... | Routing | Routing Layers" there should be one rule. Select it and hit "Properties...". I set the top signal layer to "horizontal", the bottom signal layer to "vertical", before running the autorouter. On some boards setting the top to "vertical", and the bottom to "horizontal", then the autorouter worked better. One might think that giving this autorouter the freedom to choose "Any" would help. When I tried this, it always made a tangled mess.
I've never seen the autorouter complete a board the first time. Usually it's because I put a few components so close together and given the router such difficult constraints, that there is no room to get all those nets routed without some constraint violation.
When the software realizes that it's impossible to complete with the constraints you gave it, it "finishes" with lots of unrouted nets, and sometimes traces that clearly violate your given constraints. If it's really ugly, hit undo (ALT+BackSpace). If it's not too bad, you can leave the traces it put down, and that gives it a starting point to start next time -- faster than starting from scratch.
Find where the routing congestion is, and manually scoot the components in that area further apart (so there's more room for wires between them). Then start the autorouter again.
It can help guide the autorouter to manually route some traces and lock them down. Sometimes manually routing a trace, then running "Tools | Design Rule Check... | Run DRC" helps you find overly-conservative design rule constraints that make it impossible to route a board.
It's really helpful if there are *no* DRC errors before starting the autorouter.
The Multilayer should contain *only* and *all* through-hole pads and vias. Anything else (tracks, text, etc) on the multilayer confuses the autorouter.
------------------- Begin Copied Message -------------------
I have been using P98/SP3 since it first came out. I had some problems similar to yours when I first started using it, then I developed a check list of what to do (and not do) and have had no problems. Several of these are in Protel's Knowledge Base (Item 1694); however, these are what I have found to be effective.
- 1) Board Outline (optional) on Mech 1 (Protel says not to place anything on the mechanical layers, but I cheat)
- 2) Define the exterior limits of the route area on the Keep Out layer with coincident endpoints on all line segments such that the area is completely enclosed and DO NOT use any arcs.
- 3) Define the layer routing usage and directions in the Rules/Routing Layer dialog.
- 4) Check for invalid net names (no hyphens, spaces), stick to using alphanumeric.
- 5) Check that net names are less than 10 characters.
- 6) Check that pad designator names are no more than 4 characters.
- 7) Check that all parts are inside the defined Keep Out region.
- 8) Do not place polygons prior to routing.
- 9) Avoid placing free text prior to routing.
- 10) Do not place tracks outside the keep out region.
- 11) Do a DRC prior to routing to make sure there are no shorts, clearance or trace width violations.
- 12) Any signals to be pre routed must be totally routed and locked prior to starting the autorouter.
I do Item 1 and 2 since I "never" have a board where the keep out is defined by the actual board edge. If I need a rounded keep out region, I use several short line segments. Several people have commented that they save all mechanical layer information to a separate file and restore it after routing. I don't unless I have routing problems.
Item 7 is extremely important, if I am trying to test route a section, I delete the components not being routed rather than try moving them outside the keep out region. Also beware the object that got moved outside the visible region due to not deselecting it prior to selecting and moving another object!
Item 8 came about when I had a special polygon on the top outline layer even though it was not to affect routing or vias. Removing it allowed the route to proceed normally.
Regarding Item 11, the autorouter will use the maximum width specified for traces, which can be a problem if that trace connects to fine pitch components.
NOTE: using the circuit board wizard violates these guidelines if you plan on autorouting.
------------------- End Copied Message -------------------
Several of the above items should no longer be required (according to the NEW release information); however, it is a good starting point such that any deviations should be well understood...
-- David W. Gulley on 2001-03-28
``To make a circular board you would create the keepout circle(arc) and then surround it with a rectangle so it will work. The router will stay within the circle, but requires the rectangle to initialize.'' -- Colby Siemer http://www.PowerStream.com/
Q: I've done all the above, and my board *still* refuses to auto-route !
A1:
Abd ul-Rahman Lomax on 2001-03-28 03:56:11 PMFor systematic troubleshooting, there is a generic process I call chunking. Take the design and divide it into two parts, each approximately half of the design. You can do this on the PCB, since nets are carried by the pads. Delete the parts in one half (obviously you are doing this with a copy of your design so you can completely screw it up without losing anything). If the autorouter now runs, the problem is probably in the half you deleted. By extending and following this process recursively, you may be able to find, in a few operations, exactly what part or primitive is causing difficulties.
Obviously, if you change something and it now routes, what you changed almost certainly contains the problem.
A2: We're still tracking down some obscure bugs. If you can reduce the board down to a couple of parts that refuse to auto-route, please let us look at it. email one copy to Protel's tech support, and send another copy to a volunteer on the PEDA mailing list. (To get the absolute fastest response, post it on a web page, then email that page's URI to the entire PEDA mailing list).
manual routing
Sometimes the autorouter gives a ``net routed 99.8%'' message, leaving just a few traces for you to manually route. Normally doing a DRC helps you jump right to the problem [FIXME: step-by-step explaination ?], except when the net goes all over the board like GND or +3V and there's a unconnected island somewhere.
Q: How do I find the unconnected island ?
A:
``My usual approach is to turn
off all layers except the Connection layer, leaving just one of the Mech
layers turned on to keep from forcing TopLayer on. Zoom out to see the whole
board, and you should be able to see the connection, though it's probably
very short, just trying to connect pads on opposite sides of the board or
similar. Place the cursor on the spot, zoom in to an appropriate level, and
then turn the copper layers back on to see what's what. This technique has
always enabled me to find the missing connection. It's usually one which I
thought was connected!
''
-- Steve Hendrix
``Also it may help to turn off any displayed grid.''
-- Abd ul-Rahman Lomax
Q. I just placed some vias and free pads. Why won't Protel let me route traces to them ?
A. Protel normally won't allow you to make the mistake of shorting 2 different nets together. Vias and free pads default to a net property of "No Net".
When I'm placing a track:
P T click, click, click, click
Each click of the mouse drops a new segment of track. I try to start routing from something that already has a net. Then I *can* route to a "No Net" via or track by getting close and momentarily turning off "Avoid Obstacle":
click, click, shift+R shift+R click, click, shift+R click, click, click ... click Esc Esc.
(It takes at least 2 clicks to place a segment "into" and then "out of" the "No Net" via). Note that I do *not* have to escape out of place-track mode to switch to "Ignore Obstacle" and re-start.
While placing track, the shift+R cycles through "Avoid Obstacle" (my favorite default), "Push Obstacle", and "Ignore Obstacle" modes. The current mode is displayed in the status bar. You might find "Push Obstacle" helpful in tightening up busses.
Later I do a "Design | Netlist Manager | Menu | Update Free Primitives From Component Pads" which changes the net of those "No Net" pads and traces to the net to which I just connected them, to make DRC happy. That update seems very slow on large boards -- be patient. -- David Cary
Q: How do I do "Auto Hugging" ? Auto Hugging is ... ... ???
A: Did you know that you can auto-push other traces out of the way while laying out a trace ? Start placing a track:
P T click, click
then hit shift-R until the status bar says "Push Obstacle". Then keep laying track close to, even on top of, traces from other nets. Cool, Eh ?
Remember to hit shift-R to get back to "Avoid Obstacle" when you're done. Also, be sure to run a DRC check before releasing this board, because "Push Obstacle" occasionally doesn't push the other tracks far enough away. (bug/enhancement request: handle placing vias better).
Q: How do I change the color of the Connections layer ? "Tools | Preferences... | Colors", click on the color patch next to "Connections", doesn't seem to do anything.
A: I hope Protel fixes this in the next rev. Meanwhile, While looking at the PCB, under the "Browse PCB" tab at the left side, select "Nets | Edit... | Global", change the color, "OK". (BTW, it's fun to click on the net names in that list). [FIXME: was at http://www.protel.com/kb/kb_item.asp?ID=1175 was http://www.protel.com/kb/rdc1175.htm . Did that dissapear ? Is http://www.protel.com/resources/kb/kb_item.asp?ID=2446 relevant ? ]
"Unfortunately the setting is not maintained as application preference after FILE--->Exit." -- Richard Pikacz on 2000-08-24.
Some people like to place polygons first, before placing any components, then use the "plow through" setting. Others like to hold off until the board is mostly routed, so it's obvious where polygons should go.
Q: How do I punch a hole (no copper) in the middle of a polygon (solid copper) ?
A1: Draw tracks on the keep-out layer (punches holes in every layer) or draw tracks with the keep-out property on same layer as the polygon.
A2: ``What I do is use a 0.1 mil track to draw features that keep the polygon pour out of select areas. They have a no-net attribute, and conform to existing design rule clearances. During fab, they probably get over-etched into oblivion, but even if they don't, the design rules should have kept them from causing any problems. These tracks can then be left to be persistent, and no worries of having to delete, move, or re-create features every time you need to re-pour or DRC check.'' -- Bruce Walter
Then re-flow the polygons (double-click the polygon, OK, Yes).
(This is different for a #power_plane )
From: Duane Foster Date: 2000-08-01 > Once I tried checking 'remove dead copper' and > the area where > the pour should be briefly flashed but no filled polygon remained. Danger Danger Danger That polygon which disappeared is still there. When you pour another polygon on top of it, Protel really bogs down. There is a tech note on finding hidden polygons and removing them. The best course is to delete it when you realize when you have created a hidden polygon (since you just placed it, you should be able to find it, select and delete it, even though you cannot see it) (You can also revert to a saved copy if you have saved before pouring) This little nuance wrecked my first day with Protel98, new users always gravitate towards those trouble spots! Duane Foster
Placing Polygons: Many early PWB designs used the "cherry pie lattice" (hatched) for large copper polygons, using something like a 12 mil track, 24 mil grid. This is because early solder mask didn't stick well to metal, so the array of little square holes in the metal let the solder mask stick to the board better.
Current design practice uses completely solid areas of metal -- for example, 12 mil track, 0 mil grid [*], and 12 mil minimum primitive. [*] "Grid zero causes Protel to pour the grid with tracks exactly next to each other." -- Abdulrahman Lomax
Sometimes polygons are just in the way. There are several ways to temporarily get them out of the way:
You usually don't want to Cut and Paste polygons -- the net of the cut polygon is forgotten, and the pasted polygon is "No Net".
"You can never know too many ways of doing something." -- Pat Nystrom
Q: Is there a way to re-pour ALL polygon planes without double-clicking on each one, forcing a re-pour ?
A1: Jason Morgan [mailto:jason.morgan at citel.com] Tuesday, June 05, 2001 2:17 AM created a Server to re-pour all polygons. Ian Wilson put Jason's server online for free download at http://groups.yahoo.com/group/protel-users/files/? .
A2: select | all, move everything 1000 mil up, then select | all, move everything 1000 mil back down. Say ``yes'' to repour polygons.
Q: How do I punch a hole (no copper) in the middle of a plane (solid copper) ?
A1: Protel automatically does the Right Thing for vias and through-holes that don't connect to that plane.
A2: flip to the appropriate power plane layer (use the tabs near the bottom of the screen), then place track, fills, even polygons in the exact shape of the desired hole. (This is different for #polygons )
Connections to power planes:
Never put "thermal relief" on a via. Always make vias "direct connect" to any polygons or power planes of the same net.[*]
Q: How do I do this ? -- Tom Reineking
Protel does this properly by default for polygons when "Pour over same net" is enabled for that polygon. (The "Design | Rules | Manufacturing | polygon connect style" only applies to "pads".)
Protel does not (yet) do this properly by default for power planes. You must set up rules under "Design | Rules | Manufacturing | power plane connect style" for proper power plane connections. I have 2 rules set up here:
-- Michael Beavis and Abd ul-Rahman Lomax
Don't forget some of the clearance rules, and the polygon rules, will restrict the amount of copper poured. This could result in a pad or via that doesn't connect to the pour.
[*] If you *don't* want it to connect, then make it a different net in the schematic, perhaps using the "virtual short" component.
If you *do* want a thermal relief, make it a "pad", not a "via". Select the vias and do Tools|Convert|Convert selected vias to free pads. -- Andy Gulliver
Then update the design rule for relief polygon connection to those pads. [bug: There appears to be a design rule for relief polygon connections for vias. But it doesn't do anything -- they are always direct-connect].
The spokes of "thermal relief" are only used for holes where through-hole components mount. ``Why anyone would want to thermally relieve a via is beyond me.'' -- Abd ul-Rahman Lomax
[bug: there *should* be an "Object Kind" entry in the drop down list of the "Filter Kind" combo box -- Geoff Harland]
[bug: Protel *should* do this properly by default for power planes, just like it already does for polygon planes. ]
[bug: if you pour a polygon over a via, with "pour over same net" turned off, the via will not connect to the polygon. The DRC (Un-Routed Net Constraints) will not detect this unconnected via, even if I route a (GND) track to it! Workaround / Moral: *always* turn on "pour over same net".]
see Making your own symbols #symbols , and making your own footprints #footprint .
(where to get symbols for your schematic)
(where to get footprints for your layout)
Brian Guralnick has generously donated a library with both "schematic components" and "PCB footprints" ("land patterns") at ftp://ftp.point-lab.com/quartus/Public/ProtelUsers/BHGlibs.zip [FIXME: has moved elsewhere ?] and ftp://ftp.point-lab.com/quartus/Public/ProtelUsers/SuperCompact.zip "all schematic discrete components are optimized for the schematic capture display. They are super compact. The pcb foot prints are also space optimized." ``Except for double diodes, discrete component pinouts are B,S,E, G,S,D, A,K instead of pin numbers for matching footprints within your own footprint libraries.''
Protel keeps putting updated parts libraries on its web site: Protel Libraries http://www.protel.com/resources/libraries/ /* was http://www.protel.com/library/ */ and http://www.protel.com.au/resources/libraries/ /* was http://www.protel.com.au/library/index.html */ and http://www.protel.com/news.htm /* was http://www.protel.com/library/qa/whats_new.html */ .
Q: What's the quickest way to print a page that lists *all* the footprints of a pcb library ? Looking at a page full of footprints at once is much faster than scrolling through the library looking at one at a time. (Especially with several pcb libraries full of parts).
A: "Geoff Harland" on 2001-05-24 08:39:28 PM writes: (lightly edited by the FAQ maintainer):
There's several different things you can do at this point.
If you print just the Drill Drawing layer, the printout will index and count the usage of each hole size used.
Q: Which footprint should I use ?
A: Unlike through-hole components, there is no One True Footprint for a SMT part.
My understanding is that IPC footprints are (were ?) optimized for (c) wave soldering, so many people use smaller footprints that work fine for their process (a) or (b).
There is a (free) online land pad calculator from IPC, http://www.ipc.org/html/fsresources.htm .
Bugs in the Protel footprint library (Have these been fixed already ?)
You generally want to archive the "original", "as-released" version of the files just before you generate Gerbers. Here is one common sequence:
Just before sending these Gerbers out, it's a good idea to go through a check list http://www.baldwin-tech.com/Checklist.htm /* was http://www.baldwin-tech.com/designgu.htm */ . Most people have a text file associated with each project listing ``things to remember to do before sending out the Gerbers''. [FIXME: other useful check lists ?]
``Standard Operating Procedure for Protel users should be, before releasing a job for production, to reload the net list and see what macros are created. Normally, if *any* macros are created, it means that something is wrong.'' -- Abd ul-Rahman Lomax on 2001-01-30 03:42:55 PM
Some board houses want a ``SMD pad count'' to help them calculate their price quote. Under ``Reports | Board information... | Report...'' there's lots of data. Dennis Saputelli takes the number of pads+vias and subtracts the number of holes to get the ``SMD pad count''. Some people think that the ``pad paste mask'' ought to equal the ``SMD pad count'', since paste is only needed on SMD pads. But Protel apparently puts paste on every pad, even through-hole pads. (This is a feature if you're using pad-in-paste to solder your through-hole components).
http://www.schablone.de/ is one of the companies that makes Paste stencils.
Many people export Protel schematics to .PDF files. Two methods: (a) "print to file" using a Postscript printer driver, then using (freeware) Ghostscript to convert to .PDF, or (b) using Adobe's proprietary software.
Q: Has anybody figured out a way to print a batch of PCB .PPC files so they end up as pages in a .PDF file? Works nicely when printing the pages of a schematic project. -- f12
A1: Run the PcbPrint:PrintDocument Process with the parameter of:
Action=PrintAsSingleJob
This will produce one Acrobat file for *all* of the defined Printouts, rather than an Acrobat file *per* (defined) Printout.
In the default (Power Print Server) menu, select 'File/Print Job' to produce this outcome. -- Geoff Harland.
A2: I figured out that in 'Browse PCB Print' under the listed printer you go to Properties>Insert Printout, then you can set up other printouts which will be printed as separate PDF pages from the same .PPC file. -- f12
Q: How do I arrange the order of the sheets in a project so that they are in the order that I want, and that they print in that order ? -- lloyd A:
Mike Coward Continuous Computing www.ccpu.com on 2001-03-23`` ... with the Edit/Move/Send to Back and Edit/Move/Send to Front commands.
The schematic pages print out in the order that they are displayed in the hierarchy display on the Explorer window. By selecting 'Send to Back' and clicking on a sheet symbol [the sheet symbols on your top-level block diagram schematic] , you actually push it to the top of the hierarchy and make it print first. I normally go through my schematic and start by clicking on the last page that I want to print out and click on them one at a time until I get to the first page. (You could start with the first page if you used the Send to Front command instead).
Note that to get the hierarchy window to update, you need to right click on the DDB and select refresh. ''
Besides printing to a printer, lots of people "print" to ".pdf" files.
1. I use only A4 size schematics. That implies almost every time using a hierachical design. Not everybody's taste, I know. 2. We use Adobe Acrobat documents (*.PDF) and email as our main way of communication. That's a way most customers can deal with, and the resolution should be good enough even with downsized A2 documents.
-- Heiko Vachek elektronik 21 GmbH on 2000-08-23 06:34:32 AM
If you have a choice, don't draw A2 schematics or larger, they are more hassle for everyone. Few people now have large enough format printers and copy machines. If the text size is large enough, an A2 might be readable on a fax in fine mode if directly sent (not printed to paper first).
-- Abd ul-Rahman Lomax on 2000-08-23 03:36:51 PM
What I do is to use Adboe Acrobat 4.0 for a cost of $250.00. Using this allows me to create a .PDF file in which anyone can read with an Acrobat reader which seems to be the Internet Standard.
-- Dave Adams on 2000-08-23 07:02:08 AM
then the ONLY thing you need to do is "print" out your protel schematic, but select the pdf printer, and instead of a hardcopy you get the pdf files. refreshingly simple in a world filled with complex solutions.
-- Robison Michael R CNIN on 2000-08-23 06:59:45 AM
-- Terry Harris on 2000-08-23 11:48:34 AMGhostscript is a free postscript viewer with the ability to convert postscript files to PDF.
Not quite so convenient as Acrobat, but then it only costs a download.
Start here http://www.cs.wisc.edu/~ghost/doc/faq.htm and get Gsview also.
... with P99SE sch, pcb files printed to .prn files. After conversion with GSview from prn to pdf files, all is readable and "zoomable" with the free Acrobat Reader. Your solution work fine with "big" sheet format too. ... -- Rudolf Schaffer on 2000-08-24 05:19:06 AM
You can also make PostScript files, and view with GhostScript, or print on any PostScript printer. These will come out quite sharp, even printing a B-size schematic on A paper.
-- Jon Elson on 2000-08-23 05:04:22 PM
A1: ``I have found that I can avoid the relocated overbars by ensuring that PDFwriter is configured to embed all fonts, with no exclusions. It makes the PDF a bit bigger, but at least I have a distributable schematic!'' -- John Haddy
A2:
-- Drew Lundsten``it appears that the "relocated overbars" go away when the sheet to be printed is OPEN before printing. Not a problem for single-sheet schematics. Messier for big hierarchies.
I still agree that the overbar is a bad crutch and should be avoided, but if you're in my boat where cleaning up old designs (renaming pins and net names to remove the \ before each character) may cause more problems than it solves, this is not a bad fix.''
Nearly all PWB designers generate Gerber files of their layout to send to the board house for manufacturing.
Q: "Is there any way to direct the Gerber outputs to a location of my own choosing?" -- Steve Allen
A: Click on the ".cam" file, so you see the things it's about to generate with the little square checkboxes. Then hit "Tools | Preferences...", and in the section titled "Export CAM Outputs", hit the button labeled "..." and select the appropriate location on your hard drive. If you haven't set up CAM yet, it's easy. While viewing your PWB in the editor, hit "File | CAM Manager". This starts a Wizard that asks a bunch of nosy questions, and when you're done there should be a new ".cam" file in the "Documents" folder. Once you're done, you'll probably want to right-click and select "Insert NC Drill"...
Q: While looking at the Gerber files (using Camtastic or another Gerber viewer), the drill points don't line up with the other layers !
A: While looking at the CAM file "CAM Outputs for...", right-click on "Gerber Output", select "Properties | Advanced", and disable "[] Center plots on film".
Q: What does activating "[X] Center plots on film" do ?
A1: It doesn't help anyone, and it only leads to confusion when you try to view these plots with a Gerber viewer. "Never, ever, turn on the "center plots on film" option when generating Gerbers." -- Steve Hendrix"
A2: "It gives an offset to the gerber data such that the plot will be centered on the film. Thus such a plot will not match the drill file, which has no offset." -- Abdulrahman Lomax
Board houses want to feed Gerber files into their plotter machines. It might be a good idea for you to look at the Gerber files that Protel creates before you send them to the board house.
Gerber file viewers (not in any particular order)
[FIXME: would like short review comparing these tools]
"Have a look at http://www.camcad.com/ for CAMCAD viewer for Protel, Accel, DXf, HPGL and more" -- Wolfgang [Apparently this views the Protel ".pcb" file format as well as Gerber, DXF, etc.]
GerbTool http://www.gerbtool.com/ [FIXME: offline ? http://core.bisc.com/demos/GerbToolSR5.exe ]
GraphiCode, Inc. : GC-Prevue 8.0 Win95/NT http://www.graphicode.com/
Lavenir Technology, Inc. : ViewMate http://www.lavenir.com/ | ftp://ftp.lavenir.com/Updates/ViewMate/ also has a "Gerber to PostScript Converter" ftp://ftp.lavenir.com/FromLavenir/lfilm.zip
http://www.sss-mag.com/cad.html http://www.sss-mag.com/zip/camcad.zip
Router Solutions, Inc http://rsi-inc.com/ | http://www.rsi-inc.com/camcad.html#FreeCAMCAD | ftp://ftp.rsi-inc.com/pub/demo/win/CCShare.exe | http://help.camcad.com/ | http://www.camcad.com/
Camtastic [now bundled with Protel]
These web sites have lists of Gerber file viewers: http://freeware.intrastar.net/graphics.htm http://www.cctc-pcb.com/cctc/download.asp
Reviews:
"the Camtastic stuff is pretty good. The new 2000 LT (the full 2000 isn't out yet) works well for me. ... Like it a lot more than the Lavenir stuff I've got. Most PAD's houses I know use the old DOS Lavenir and swear by it. I guess it's a matter of choice. As to bringing in the drill file into Camtastic, it allows you to select and snap the move to the board reference (either outline endpoint or object center if you use a ref hole)." -- WAM http://home1.gte.net/wamnet
See also part_type
Q: ``what's the best way of generating BOMs ?'' -- Matthew
A: ???
Many people export a BOM and manually pretty it up in Excel. We all wish there was an automated method.
If you export to ".csv" format, the ".csv" file has to be renamed to a ".txt" so that Excel can import it using the import wizard. Otherwise it will assume 'general' fields and make an 'E' an exponential and truncate size "0603" to "603". -- chris.mogford
Terry Harris http://www.harrt.btinternet.co.uk/electron.html is giving away an AWK script to re-format the Protel BOM .CSV files into whatever you like. "I set up a file association for .CSV files to run the processing batch file on them so a formatted part list is only a couple of clicks away." The description field can be any combination of part fields and text you like and the partlist is alpha sorted on the description. -- Terry.
IONOS http://www.ionos.com/ sells a parametric part database "dCSM" that supposedly interfaces with Protel to generate pretty BOM files -- an excel2000 file in the format you prefer. -- chris.mogford
In Protel99(SE) importing an excel spreadsheet into the ddb automatically truncates each field to 256 characters. ie. unless you have very small boards do not use the protel spreadsheet function. Worse than useless, it is dangerously wrong. The moral is: "Only use the csv renamed to a text BOM function. Nothing else" -- chris.mogford
For complete accuracy, we use the schematic as the reference. It includes the screws, heatsinks, heatsink compound, etc. We use Part Field 16 for a Company Part Number. This then references manufacturer number etc. A typical excel BOM after massaging would have these columns : Quantity|Designators|Company no.|Manuf.|distributor|footprint|part type|part field 1|part field2.
-- Chris Mogford
Part information: Some people put most of this information into the schematic fields of the part. Other people just stick a (internal) reference number in the schematic, then put all this information in a seperate database / excel spreadsheet / text file to look up by reference number. Yuri V.Potapoff http://www.rodnik.ru 2001-08-03 and "chris mackensen" 2001-08-03 mentioned some of this information:
More part field tips:
A: To hide an unwanted field:
1) right click on the offending field, 2) check the Hide field, 3) click OK. To show a part field that is not currently showing: 1) right click on the part, 2) check Hidden Fields, 3) click OK, 4) right click on the field-of-interest, 5) uncheck Hide, 6) click OK 7) right click on the part, 8) uncheck Hidden Fields, 9) click OKRichard B Mc Donald" on 2001-01-09
If you are switching from some other tool to Protel or back again, it would be nice if you could get all your schematics and PWB layouts into Protel and out again.
Protel to Orcad, Orcad to Protel, etc.
Converting your schematic into various file formats.
Converting your PWB layout into various file formats. [FIXME: should converting to ".pdf" files go here ?]
Q: [Can] Protel ... import gerber files from another design and turn it into a protel pcb? -- Brad Marshall
A: Camtastic http://www.camtastic.com/en/ (now bundled with Protel) can view most any Gerber file then translate it into the particular Gerber format Protel PCB editor can read. See
Importing Gerbers into Protel http://www.protel.com/kb/kb_item.asp?ID=2215 http://www.protel.com/kb/kb_item.asp?ID=1951 (was http://www.protel.com/kb/rdc2215.htm http://www.protel.com/kb/rdc1951.htm )
Q: I have a client who has a very old board ... [no gerber files] but he does have unpopulated pcb's. Does anyone know an easy way to generate Gerber files possibly with a scanner or something? -- Gary Allbee 2000-11-27
A1: Try Artnet http://www.artnet-tech.com/scan.htm . I have used them to scan films to make gerber files, then turned the gerbers into a circuit board. It worked well. They say they can scan actual PCBs. -- Vince Vlach 2000-11-28
A2: After scanning in the board, try this:
I photographed the board with a digital camera, processed the image to increase contrast and to scale it properly, and then imported the graphics file onto a mech layer in Protel using ...
[ the BMP to Protel converter http://www.egroups.com/files/protel-users/Convert.zip produces polygons for the shaded areas of the BMP. ] ...
[Using that as a template,] I then placed parts and drew track to reconstruct the PCB. A net list was generated from the PCB and marked off against the schematic to find the few errors that were made in interpreting the image. In several places the actual PCB did not match the schematic, even though the board worked. That was not uncommon in the old days....
It is less expensive than doing a new design, but not a *whole* lot less.
-- Abd ul-Rahman Lomax 2000-11-27 07
I did it once this way. I had a only the film of a pcb and I had to do some modifications. ... scan ... Then I converted the bitmap with PCBLogo to a pcb-file. This looked already quite fine, but it wasn't exactly on scale. So I moved all the fills (PCBLogo converts to fills) to a mech-layer and draw the pcb on the copper layer and did the modifications. This PCB is now in mass production.
-- Edi Im Hof 2000-11-28 http://www.ihe.ch
Often component manufacturers have a ``reference design'' in Adobe's ".pdf" format.
Yuri V.Potapoff on 2001-07-31 08:46:06 AM wrote:
Step 1st is to convert PDF file to BMP by Photoshop. Then you can use Klipper utility from Desktop EDA (www.desctop-eda.com.au). This utility imports raster graphic file into PCB or SCH how array of fills (or lines). You need only adjust the scale. So you can get Gerber from Adobe' PDF file. We use this method to restore very old project or to copy another's boards. Then you can place footprints and generate netlist from connected copper. If you will have netlist you can add new layers and route pcb with your set of Desig Rules. You can see an example on our site. http://www.rodnik.ru/images/f_1_23_40b.jpg Best regards, Yuri V.Potapoff ... http://www.rodnik.ru
from Protel you first save the file in Orcad Schematic format)... =============================== From: Andrew W. Riley III Sent: Friday, January 05, 2001 5:28 PM To: Multiple recipients of list proteledausers Subject: Re: [PROTEL EDA USERS]: Protel to Orcad Schematic conversion Mr. Gulley, I am not sure about Express, but if you are attempting to import the schematic into Capture; The '.SCH' extension for OrCAD's schematic is for the older SDT version of OrCAD (IV & 386+). When opening '*.sch' files OrCAD expects to see the config file "SDT.cfg" in either the same directory as the schematic or the directories set by environment variables such as 'ORCADPROJ' in the autoexec.bat - created by the installation of OrCAD SDT. Though you should have one somewhere in your OrCAD (or sub-)directory, I have included the "SDT.cfg" that comes with OrCAD 9.2 at the end of this e-mail - just in case. I believe that Capture wants the libraries containing the parts used in the schematic. With version 9.x of Capture, it is possible to bypass the "SDT.cfg" file IF the SDT libraries are in the same directory as the SDT schematic. I have had to re-create symbols when I did not have the correct libraries, but the rest of the schematic(s) made it through. If I can be of any more help, please e-mail me at <drewmeister3 at earthlink.net> or ICQ me at 100686794 so as not to clutter Protel's list with OrCAD stuff.
"Abd ul-Rahman Lomax" on 2001-06-18 03:15:52 PM wrote:
Subject: Re: [PEDA] Importing Ocad At 02:07 PM 6/18/01 -0400, Steve Smith wrote: >Go to page 167 of the Protel 99SE manual and follow >the instructions there. They always worked for me. Another already mentioned p. 167 of the 99SE manual (which is available as PDF on the Protel web site). However, those instructions relate to Capture v. 9 imports. Other versions are more complex to deal with. My advice: using eCapture (see recent posts) import OrCAD -- any version -- to eCapture and write as version 9. Then import to Protel. Versions earlier than Capture require the presence of libraries and SDT.CFG. If you don't have the libraries, for these earllier schematics, you have almost no hope of import. Some of the data simply is not there. Abdulrahman Lomax
Protel will load Orcad Capture version 9 DSN files. If you look at a OrCAD file with a text editor, you usually can see the version near the beginning.
If you have some earlier version of Orcad DSN file, use eCapture 9.2 from http://www.spincircuit.com/download.html to load it in and write it out to version 9.
(see also microwave circuit layout tips #microwave )
import a DXF into an open PCB file. If you import the DXF into the database and try to open it then it does just stuff Protel. The DXF/DWG import into PCB is still not the most reliable of creatures even so. ... Usual Protel DXF import rules apply: everything MUST be in the positive quadrant and all must fit within the 100"x100" limits of the PCB.-- Rob Malos on 2001-01-31 02:27:53 PM ....
Watch for the "scale bug". Sometimes Protel makes a file 24.5 times too big (or small ?). This seems to be a bug in the Imperial-->Metric conversion.
Sometimes when Protel doesn't want to import a DXF file, you can open it in Camtastic, then do "Open | Save" to create a ``new'' DXF file that Protel will accept. [tip from Darren Moore]
It's very easy to export Protel schematics and PWB layouts to Autocad DXF or DWG format. Then people can use freeware DXF / DWG viewers #dxf_viewers to view it, zoom in and out, etc., as well as importing it into most mechanical design packages to make sure the connectors, etc. on your board line up with the mechanical case.
While looking at the PWB layout, choose ``File | Export'', navigate to where you want the DXF file, type in an appropriate filename, hit ``Save'', then you'll get a dialog box. Choose DXF (or DWG) and you can change a few other options. Then hit ``OK'' and it's saved.
DAV: I prefer to export to ".dxf" format rather than ".dwg", because the exact same file in ".dxf.zip" format is smaller than in ".dwg.zip" format.
A1: I make my assembly drawings in Protel, then export directly to PDF. -- several people
A2: ``Before exporting from Protel make a scratch copy of the board, and then perform global edits on Tracks, Text, Designators, and Arcs that change the line width to 0. This greatly reduces the file size and redraw time. You also may want to change the linewidth of all Multilayer holes to 0 width in Autocad to get them to look a bit better.'' -- Andy Lintz on 2001-04-02
-- Ian Wilson on 2001-04-02 05:32:45 PM Ian Wilson on 2001-04-02 07:53:33 PMbefore exporting to any DXF/DWG I make everything 0 mil.
This has another *major* benefit that the CAD snap points work correctly. A 10 mil wide track in Protel is made as a polygon in DXF/DWg which is no good for snapping to. You do need to make sure that the centre of you mech layer tracks is your PCB edge etc.
Also, I seem to recall that pads and holes etc are rendered in a very inefficient method - shown as filled (I do not know a better way of doing a filled circle in DXF/DWG mind you). To fix, once imported in my CAD package, I delete almost all the pads and vias - this makes a big difference. I will often place an arc on a mech layer around critical holes in the PCB - to shown the holes size and location and then make sure "export pads and via holes" is not checked - this helps keep the file size down.
I would like the option to export everything in draft mode to prevent this blow-up in file size and slow down in redraw. Everything would be exported as 0 thickness and pads/vias etc would not be filled (just arcs showing the copper annulus and hole size).
.... ....
I hate having to do global search and replace to set everything to 0 thickness - that is why I would like an "Everything-Exported-as-Zero-Thickness" ACAD export option.
Dimensioning errors due to snapping to vertices of polylines simulating non-zero line thickness may be small but are a source of confusion and sometimes can cause critical placement problems (step and repeat errors on panels might be one example).
A zero mil wide Protel track exports to ACAD with no-endcap and correct vertex snap points - this has made my dimensioning and export-to-industrial-designers life much easier and more accurate. As well as making my mech CAD program fly.
"Steve Fallon" on 2001-08-02 10:33:12 PM wrote:
To: "Protel EDA Forum" Subject: Re: [PEDA] HELP. Converting old pcb I recently wrote a converter to take old CadSTAR boards and convert them in to ASCII Protel PCB 2.8. It works fine. It did need the CadSTAR board to be in its ASCII .cdi format, but I guess I could write one for the default binary .cdo. Let me know if you want a copy. Rgds Steve F
To: "Protel EDA Forum" Subject: Re: [PEDA] [PrU] Protel 99 PCB file format?
... a file format description, and I've uploaded it to the filespace for this list (which is a members-only space).
http://groups.yahoo.com/group/protel-users/files/Protel99SE_PCB_ASCII_File_Format.pdf
It's copyrighted by Protel ...
abd@lomaxdesign.com Abdulrahman Lomax
Many people use Protel without any customization.
Q: How do I customize the menus ? [simple tutorial]
Q: check out http://www.eda.co.uk/support.html ``Comprehensive applications note including a complete tutorial and code for all of the example macros.''
"Geoff Harland" on 2001-05-27 06:55:14 PM wrote:
You should never edit any of the .ins files, as these inform Protel of what Processes are provided by the corresponding Server.
However, if due care is exercised, it is possible to edit the (ASCII/text format) CLIENT99SE.rcs file, which is found in the Windows directory. It is customarily so large in size that Notepad can *not* be used to edit it, and when some other editor is used, it is important that the file be (re)saved in ASCII format (rather than some other format, such as those used by (for instance) Word or Write files).
For the most part though, it is generally better to let Protel itself make any changes to this file, and this will occur (as appropriate) if you customise the resources. If you double-click on the menu bar, a dialog box will be invoked, which will permit you to customise your menu resources. By double-clicking on the title bar (and/or non-button occupied area) of a Toolbar, it is similarly possible to invoke a dialog box which permits you to customise the Toolbar concerned. It is also possible to customise your Shortcut resources, though invoking the associated dialog box is not so straightforward (though this can be facilitated by defining a Shortcut key to invoke this dialog box, and as such, is a "bootstrap" means to facilitate *succeeding* changes to your Shortcut resources).
When a resource is added or edited, you always specify a Process, and optionally specify one or more parameters. (*When* these are provided (which is not always the case), the .HLP file for each Server lists which Processes are provided by each Server, and which parameters (if any) can be used with each of these Processes). In the case of menu resources, you also have to specify what text will be displayed by the menu entry; you can optionally use (no more than) one ampersand (&) character to stipulate that the *following* character will be underlined, e.g. Poly&gon will result in the 'g' character within Polygon being underlined in the resulting menu entry. In the case of Toolbar resources, you typically specify which .BMP file is to be used with the associated button, and the size of this file (# of pixels wide, and # of pixels high) must match that of the files used on existing Toolbar buttons. (I can't remember this size off-hand, but I do recall that the width and height are identical.) You can also optionally specify (by a parameter) what "bubble help" will be provided when the cursor is moved over the corresponding button (in the Toolbar). (It is also possible, by the use of an optional parameter, to specify what text will be displayed in the Status Bar when a particular menu item is being "navigated" over.) And in the case of Shortcut resources, you also have to specify which key combination is to be used with this, e.g. Alt-F12 or Ctrl-Q, etc. (It is also possible to specify that a shortcut key be invoked after *two* consecutive key combinations have been entered, but this is not an option which I have used myself, or at least not to any significant extent).
(Paintbrush can be used to prepare bitmap files for your customised buttons within Toolbars. But be sure that the dimensions of your .BMP files match the dimensions of the .BMP files used by the existing/provided buttons within Toolbars.)
You could do a lot worse then read the on-line help and written documentation provided on how to customise your resources. The above description is really just a summary of what is involved.
Memo to anyone preparing FAQ files for Protel: consider including the above material in a question on customising Protel's resources.
Regards, Geoff Harland. ----------------------------- E-Mail Disclaimer The Information in this e-mail is confidential and may be legally privileged. It is intended solely for the addressee. Access to this e-mail by anyone else is unauthorised. If you are not the intended recipient, any disclosure, copying, distribution or any action taken or omitted to be taken in reliance on it, is prohibited and may be unlawful. Any opinions or advice contained in this e-mail are confidential and not for public display.
If you're using the schematic editor, you're probably designing circuits. The classic reference is commonly known at "Horowitz and Hill" or "AoE":
_The Art of Electronics_ (2nd edition) by Paul Horowitz and Winfield Hill. http://www.artofelectronics.com/ (Not to be confused with the "other" AoE, http://www.ensemblestudios.com/aoe/ )
Other, more specialized books:
[Any other must-have, highly recommended books ?] ----
If you're using the layout editor, you might want to look at these items: "Design for Manufacturing"
[Any other must-have, highly recommended books ?] ----
The keyboard locks up in the PCB editor. This might help: Go into the mouse properties select the wheel tab select advanced under wheel troubleshooter select "only turn off intellipoint wheel for the following programs" select add and browse for Protel -- Diana Jackson of SiGEM www.sigem.com on 2000-07-27
Sometimes, *some* surface mount pads in the PCB editor are no longer visible when toggling to an internal plane layer. Workaround: Set two power plane clearance design rules with Pad Specification Scope, Hole Size = 0, Layer = Top [Bottom]. Works like a charm and is completely harmless if left in place. -- Abdulrahman Lomax
A1: David Cary always sets the background to white, R=255, G=255, B=255 (#FFFFFF). Right-click on the schematic, select "Document Options", click the colored box next to "Sheet Color", and pick white.
A2: The color-picker *ought* to display the RGB values in each color it shows. One work-around until Protel fixes this oversight (bug): Copy the image with ``alt+E+C'' or ``PrintScrn'' or ``alt+PrintScrn'' (this also works when viewing the PCB and nearly all other Windows programs). Paste this image into your favorite image editor (for example, Jasc Paint Shop-Pro http://www.jasc.com/ ). Use the eye-dropper to pick the item of interest and view the RGB values of its color. -- Gudmund Johansson on 2000-05-30
[FIXME: merge with bibliography ?] [FIXME: split into seperate CAD-independent FAQ ?]
http://www.pcbstandards.com/ ``Dedicated to the free exchange of data in a constantly evolving environment.''. Has lots of footprint libraries. (Sometimes footprints are called ``decals'' or ``land patterns''). Lists ``the wind river standards'' for component footprints. Also has tools for calculating stripline trace impedance, current handling trace widths, checklists used in the design process, ``Clutter Control'', and online discussion forums.
Copper Connection http://www.copperconnection.org/ "you might find this useful" -- Melvin Hart Burk Jr., PASCO scientific http://www.pasco.com "Mary Snugden [at Copper Connection] is an excellent instructor, funny too!)" -- Brad Velander Norsat International Inc. www.norsat.com
The PCB Design conferences "not the best for newbies ... [but] ... a lot of information from the sum total of your seminars at the conference. ... a cheap alternative to taking many individual courses offered at differing times in differing locales. The number one benefit I have found at the conference is the acquaintances that you can make with designers near and far ... you also get to make contacts with tool suppliers, fabricators and design bureaus." -- Brad Velander Norsat International Inc. www.norsat.com
SMT+ http://www.smtplus.com/ "I would also recommend highly "SMT+" " -- Brad Velander Norsat International Inc. www.norsat.com
From: Brooks Bill Sent: Wednesday, August 02, 2000 11:10 AM Subject: RE: [PROTEL EDA USERS]: Advice on Learning PCB Design Andy... I am trying to put together a website to address this very issue... It's still under construction but you may find some of what you are looking for under 'education' in the Navigation menu on the left side of the page. Here's the link - http://home.fda.net/bbrooks/pca/pca.htm I will be adding more to it as time goes on... make sure to check back often. Bill Brooks Senior PCB Designer - mailto:bbrooks @ zoneworx.com Zoneworx, Inc. 40925 County Center Drive, STE 200 Temecula, CA 92591 http://www.zoneworx.com Tel: (909) 296-1226 x 1037 Co-Director / Education Officer / Webmaster for the San Diego Chapter of the IPC Designers Council http://www.ipc.org/SanDiego/index.html
mailing lists:
A few general PWB design tips (general design):
Dave Lewis suggests on 2001-05-23 06:10:46 PM
Net Names on all Power Symbols
Use the "little arrow thingy" power object, enter the net name as required, and then place it upside down. Viola! It looks like a little ground symbol with the net name displayed. My printouts are legible and I really like being able to see the assigned net name for the ground. I have since given up on using all those other cute symbols (ie. the ones that don't display the net name) mostly because they can be assigned to ANY net so you really don't know for sure at a glance. For bias nets I like the bar do-dad. - Dave Lewis
``Do not split the ground plane. Use one solid plane under both analog and digital sections of the board.'' -- Ott, in article ``partitioning and layout of a mixed signal pcb'' article by Henry W. Ott (EMI consultant) in _printed circuit design_ magazine (june 2001) http://www.pcdmag.com/db_area/archives/2001/06/0106_1.html
-- recc. Dennis Saputelli 2001-06-09in it he basically makes the case that split planes are generally a bad thing
their best use he says is to correct a badly laid out board after the fact and also in some cases they are needed for safety isolation
but as to localizing noise (preventing polution of low level signals) and minimizing EMI nothing beats a *properly laid out* (i.e. 'routed/placed') board with a single ground plane possessing a single net
-- Ed Valentine on 2001-08-07 Electronics Manufacturing Solutions http://www.ems-consulting.comAssuming you are going to do a manual breakaway of the boards, I recommend a final web thickness of 0.012" with 30 degree cutters on FR4. If you are using mechanical/machine separation you can go slightly thicker. The thin web thickness allows for easy, manual breakaway with minimal potential damage to the components and the solder joints.
Gary Ferrari on 2001-08-07Please take note that your respondents have discussed the material "remaining" after the scoring process. Your drawing should not indicate a depth requirement, but the amount of material remaining.
Pocket Guide to Excellent V-Scoring http://www.accusystemscorp.com/FAQ's%20-%20Index.htm ``useful'' -- recc. Bill Brooks 2001-08-07 PCB Design Engineer http://home.fda.net/bbrooks/pca/pca.htm
Many other companies make products that complement Protel.
the International Cadence Users group http://www.cadenceusers.org/fact.html
Microwave circuits are much more sensitive to layer stackup than slower circuits.
Subject: RE: [PROTEL EDA USERS]: Importing Gerber or DXF files At 08:20 AM 2/1/01 -0800, Pollock, Bryan wrote: >I'm trying to do a microwave circuit with more complicated shapes. I created >the spape I want in Cadkey and export it out in DXF. I can import it into >Protel and it works fine. I want to fill the shape and turn it into copper ... Depending on the frequencies involved, you may need high accuracy, better than one mil, so be careful in going through gerber, if you go that way that the resolution is at least 4 place. Since you have the shape in Protel from Cadkey, I assume that this shape is a set of line segments of line of zero width, or if there is a non-zero width, the centerline of the lines is the desired outline. I'll assume that the outline is also on the desired layer for the fill. If it is not, make it so. Highlight it; this will make it easy to delete. Oh, yes, do this on a scratch PCB, it will be a little easier. Set up a design rule for .003 mil clearance, board scope (3 microinches). Don't ask. :-) Now place a polygon fill, using Protel's snap feature (Design/Board_Options/Electrical Grid) ... to snap to the end of each line segment in sequence. Set up the polygon for a 0 grid (this causes efficient fill) and horizontal or vertical fill, whichever you think will be more efficient. Hatching is probably not necessary. Set the track width at 10 mils, I'd suggest. This board has no nets at this point. Be sure to uncheck "remove dead copper" and "pour over same net." When you are to the last segment, rt-click or Esc and the polygon will fill. Edit/Clear that outline. Corners will be rounded because lines always have round ends in Protel. If you want a square corner, place a fill. For other angles than 90 degrees, one may use a fine line, such as 1 mil, just at the corners, to sharpen them up. But usually if the angle is greater than 90 degrees it will be okay with nothing, or with a fill to sharpen up the corner. Or one may edit the polygon to have a finer line fill. The polygon, once it is complete, can be reduced to primitives (Tools/Convert/Explode Polygon...), and these can be copied and pasted into your footprint. It may help if, before you copy it, you place some pads in it to make it easy to pick up and while keeping it on grid, since the lines will be at some weird deviation from grid. Note that virtual shorts (fills, in this case, with a gap well under manufacturing limits, such as .002 mil, with an associated design rule that allows that specific clearance -- make the rule larger, say .005 mil) can be used to keep the two sides of the pattern distinct, so you can really treat this pattern, with pads placed at either end, as a component for schematic purposes, like any inductor or whatever. Okay, why .003 mils instead of .001 or 0. Well, Protel is little flaky below 10 microinches. Below 3 microinches, the polygon simply does not fill. Also, the actual gap with a 3 microinch setting, I found to be about 8 microinches. Abd ul-Rahman Lomax LOMAX DESIGN ASSOCIATES PCB design, consulting, and training Protel EDA brokering (resale) services Sonoma, California, USA (707) 939-7021, efax (419) 730-4777 ... * Visit http://www.techservinc.com/protelusers/subscrib.html * to unsubscribe or to subscribe a new email address. ...
layer stackup information.
(paraphrased from Geoff Harland 2001-07-08 7:24:00 PM)
Now the layer stackup information should be visible on the layout.
1 signal (fat traces) 2 signal 3 power 4 ground 5 signal 6 signal
A variation on this is that layers 1 and 6 are poured with ground/power copper, and/or 2 and 5, but this can get complicated. Abdulrahman Lomax
"Schwartz, Jerome" on 2001-01-10 09:22:56 AM
To: "DesignerCouncil E-Mail Forum."
Subject: Re: [DC] Routing suggestions on 0.8mm uBGA
I recently did a design having 4 BGA's. Two were
.8mm and two were .75mm. This is what I used after I talked
with our manufacturing people and several fab shops.
(My units are in inches)
BGA PAD = .013"
Solder mask opening = .019"
Paste screen opening = .015"
VIA = .017"
FINISHED HOLE = .006"
Traces on outer layer connecting BGA PAD to VIA = .006"
Inner layer traces = .004"
SPACE (Trace to via) = .0048"
90 degree breakout and or tangency was allowed. As in the spec.
Filleting was required.
Vias were tented.
Via holes can be filled but only 100%. Checked by x-ray.
My board thickness was .060".
This was a blind via card but all BGA vias were through hole.
Aspect ratio was 6:1.
We have built about 120 of these with no problems in the BGA's.
Regards,
Jerry Schwartz, CID
IPC Certified Interconnect Designer
"May the Schwartz be with you"
Jerry Schwartz, CID Designer 3
Harris Corporation GCSD Voice (321)-727-5474
P.O. Box 37, MS 1/9843 Fax (321)-729-5990
Melbourne, FL 32902-0037 Pager (321)-690-9797
http://harris.com
DesignerCouncil Mail List
Search previous postings at: www.ipc.org > On-Line Resources & Databases >
E-mail Archives
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at sasako @ ipc.org
reference designators (Is ``reference designations'' the same thing ?) [general PWB design]
-- "John M. Cardone" on 2001-02-14Here's a search result link from IEEE which has the full pdf versions (see items 40 and 41) If the link doesn't come across go to http://ieeexplore.ieee.org and search on "reference designations" I couldn't find the spec at ANSI's site either. Regards jmc
Dennis Saputelli wrote ``Z for a zener and TZ for a tranzorb''
Graphic Symbols, Designations and Units http://standards.ieee.org/reading/ieee/std_public/description/gsdu/
-- Abd ul-Rahman Lomax on 2001-02-14 12:48:03 PM>the real fun comes in trying to get J $ P to be logical and consistent
It's much easier than one might think, though most engineers don't know the standard.
The primary distinguishing characteristic is that J is stationary and P is mobile. If both J and P are mobile, or are equivalent stationary, which usually means cables floating around to be connected together, then P is male and J is female.
That's the standard. I'd add that if male and female are not distinguishable, as with some connectors which have both pins (male) and sockets (female), then I would make the hot connector (powered when unconnected) J and the other P, if there is any difference, which is what one would do anyway with good connector design.
I.e., the wall socket is J and the lamp plug is P, because:
- (1) The wall socket is stationary.
- (2) The wall socket is female.
- (3) The wall socket is powered.
So an extension cord has a P on the end which goes into the wall, and a J on the other end, even though both ends are [mobile].
A:
``For the existing board, dblclk on one of the designators, click on Global, change it from "all free primitives" to "all primitives", and make the change you want. It should change them all.
For future defaults, go to Default Primitives, Component, and select the Designator tab. Then just set the size you want there.'' -- Steve Hendrix on 2001-04-02 05:25:38 AM
Baldwin Technologies PCB Design Check List http://www.baldwin-tech.com/checklis.htm suggests
All reference designators will be renumbered from left to right, top to bottom, starting with the lowest reference designator number. ... (Not all customers want their PCB’s to be renumbered)
[What to do with useful stuff not directly Protel related ? Is there a FAQ on PWB design in general ?]
Violation
Violated rule:
Broken-Net Constraint
(On the board)
Violating primitive:
Net GND
Warning - net contains unplated pads.
OK, I see that since those holes are unplated, the pad on top is not directly connected to the internal ground plane. But when I run 2 short traces (one on top, one on bottom) to a via that *is* connected to the internal ground plane, I still get this error. I don't think this should be an error.
A:
1)Create a new DDB. 2)Add a new PCB 3) "File | Import | PADs Ascii (*.ASC)"
-- Mark Geddes 2000-11-27
Subject: [PROTEL EDA USERS]: Test fixture design From: Bob Puckette on 2000-08-23 11:07:57 AM Please respond to "Association of Protel EDA Users" <proteledausers at techservinc.com> I've come up with a cute way to generate pogo pin test fixtures. It's been working so far, but I'd like to see if anyone has any contructive criticism for the scheme. It goes like this: 1. Take a copy of the final artwork and delete everything but the tooling holes and the test pads. 2. Do a global change to change all the test pads into thru holes that will accomodate pogo pin sockets. 3. Route all the pogo pin sockets to whatever you test with on a bigger board that the production board. This is an easy job for the auto router. 4. Have a cheap quickturn fab (I use PCB Express) make two copies (a minimum order) of the board. The idea is to use stand-offs to make a pogo pin block out of the two boards. The pogo pin sockets will be held reliably in parallel by the sandwich of the two boards. 5. Cram rod stock through the tooling holes and, viola, you have guaranteed registration of all the pogo pins to the DUT. 6. One of the test boards is populated with connectors, and whatever test circuit you want up close to the board. My designs usually have a bunch of connectors to an Agilent data acq system, and a bunch of relays. This seems to me to be easier than getting the pogo pin block machined and then wiring point-to-point to the testhead. Any comments.... Bob Puckette 345 SW Avery Ave Corvallis OR, 97333 541.752.9000
Abd ul-Rahman Lomax on 2000-08-21 01:53:22 PM ... 8/21/00 -0700, Brad Velander wrote: ... > Just for your reference we use the following pattern. We have two >triangular drawn pads separated by a diagonal gap of 10 mils. The triangular >pad & diagonal gap makes the visual presentation of the shorting jumper >somewhat unique and less likely to be confused with other pads or features. >There is no soldermask between the two pads. Finally we use a round circular >silkscreen around the pads. The [wave] soldering direction is not important if the break is at a 45 degree angle; results will be the same whichever direction is used. To describe the pad set a little more clearly, imagine a square pad. Draw a line from one corner to the opposite corner. That's the break. So that DRC will be respected, underneath the triangular drawn "pads" will be real pad primitives, being the two pads of the shorting component. I would think a 10 mil break would work, because, as described by others, the surface tension of the solder will militate against an imbalanced triangular blob; instead, the symmetrical square blob will hold together, until and unless sufficient solder is sucked off the pad set. One could also use a round "pad" with a similar diagonal break to maximize the surface tension contribution. Abdulrahman Lomax P.O. Box 690 El Verano, CA 95433
Mel Burk on 2000-08-23 09:10:43 AM Another option is to place one of those hook-type SMT test points and then cut that if necessary.
Abd ul-Rahman Lomax on 2000-08-23 02:57:25 PM ... I'll say this, though. In the original application for this question, it appears that the customization needs to be done in the field. I've been a field technician. I'd much rather drill out a hole than fire up my desoldering equipment. Or cutting a wire would be even easier. The hole method would take minimum board space (since a single jumper occupies the area of a single small hole), the wire jumper -- and I believe I have seen appropriately preformed wires -- would take even less equipment and about the same time, plus the change is easily visible and involves no possible copper shavings, an issue on this high-voltage board. If the solder bridge method ... If a field technician is involved, the cost of that technician's time is the largest cost factor here, and minimizing that time should be the primary object, not fabrication cost. I'd go for wire jumpers unless board space were at a premium, or other factors intervened.
Q: What should I specify for pads that will be used for wire bonding ? Do they need to be gold plated ? -- Evan Scarborough 2000-12-15
A1: "I only specified ' flash-gold' to the board maker. ... this gold is very thin ... it is cheaper, to cover the whole board with the gold instead of selective gold. This is not to compare with the gold plating on edge- board connectors." -- Georg Beckmann 2000-12-16
-- Brad Velander on 2000-08-21 03:58:57 PMI have a HP report on the issue where one of their meturallogists conducted experimental measurements of the problem. The conclusion was that >3.0% Au by weight would result in unacceptable embrittlement. You could do your own calculations based upon the volume of solder deposited by your screening process. One other conclusion from the report was that for <50uin of Au using regular solder for even PQFP devices did not significantly increase the incidence of embrittlement. Could you use a little less Au plating for your contacts?
-- Brad Velander 2002-04-23According to the findings of this study, if you gold is less then 30 micro inches thick then there should not be any solder joint embrittlement using only regular Lead-Tin solder. This equates to the gold being less then 3% by weight of the solder joint, if this volume is not exceeded then there should be no embrittlement problem.
The article was titled "Effect of AU on the Reliability of Fine Pitch Surface Mount Solder Joints" by Judith Glazer, HP, Palo Alto, California. It was published in "Proceedings, Surface Mount International Conference, Aug 25 - 29 (1991), San Jose, CA." It was republished in Circuit World 18, pg 41-46 1992 and Surface Mount Technology 4, pgs 15 - 28 (1992).
You will find some good information at this website under their Design for Manufacturability information Section D: Plating Options.
http://www.merix.com/main_res.html
For the aluminum wire bonding the most common finish is Electroless Nickel/Immersion Gold (99.9% Gold). This finish uses <10uinches immersion gold over 150 - 200 uinches low stress nickel. The most amazing thing about this finish is that if you go to Asia for your boards, they are actually cheaper then HASL or Immersion Tin/Silver. I have previously specified 2 - 4 uinches of immersion gold for aluminum wire bonding with no problem.
Also check out the article in their Resource Center titled "Comparison of Electroless Nickel/ Immersion Gold vs Electrolytic Nickel. How do the two metallizations compare?"
Gold is an excellent solderable finish and the gold under the solder is immediately dissolved into the molten solder mixture. If you are using a gold thickness of less then 50uinches (let's say 30uinches to be safe) then you should have no solderability issues. The only issue with gold is that solder and gold form intermetallics that may result in brittle joints and solder joint failures. This only occurs where the gold would make up better then 4% wt Au (gold). By staying well under the 50 uinches of gold you should have no intermettalic problems. (I have heard 'stories' of people moderately flexing their PCBs and a large number of components pop off into mid-air.)
-- Brad Velander 2000-12-18
To: Multiple recipients of list proteledausers <proteledausers at techservinc.com> Subject: RE: [PROTEL EDA USERS]: advice needed about designing for automa ted assembly.. ... I've found this site quite useful. http://www.aimtronics.com/dfm_foyer.cfm Mel Grewell To: Multiple recipients of list proteledausers <proteledausers at techservinc.com> Subject: RE: [PROTEL EDA USERS]: advice needed about designing for automa ted assembly.. ... The little visual targets you are referring to are called fiducials. Here's an article to give a some details. http://www.ipc.org/html/smema3.1.pdf ... I use global fiducials on all boards, and local fiducials on all footprints with pitches below 20mil (like your 0.5mm QFPs). Mark Geddes
Q: What is a double-sided component in P99SE Print Manager ?
"runaway scrolling" in Protel: Sometimes this helps:
I don't know if it will help any, but if I had this problem the first thing I would try is to turn the hardware acceleration of the video card down a few notches. I'm not sure how this is done in NT (or if there is a related option somewhere in NT...), as I'm running Windows 98SE here.
In 98SE however right click on the desktop, select properties, click on the settings tab, click on the advanced pushbutton, click on the performance tab. Each "notch" seems to enable/disable certain acceleration features of the card. Text in this dialog box describes some of the effects going from one notch to the next will have.
...
Worth a shot...
---Phil
"Linden Doyle" on 2000-12-06 11:54:41 PM ...
I throttled the Acceleration setting back one notch and the runaway scrolling seems to have disappeared (at least on the PCB I'm working on at the moment.
A1: No. ``In my minimal exposure to mechanical CAD packages (ie Autocad LT and SolidWorks) I've found that SolidWorks is Lego for adults and is quite intuitive to use, and much prefer it.'' http://www.desktop-eda.com.au/products/solid.htm download a demo from http://www.desktop-eda.com.au/download/download.htm -- Brendon Slade 2001-01-03
A2: No. ``Take a look at QualECAD View3D: http://www.qualecad.com/ It is a plug in server for Protel 99se that will do what you need.'' -- John Williams 2001-01-03
A: `` First open a window on whatever server (e.g., PCB Editor) you want to change. Then go to the "arrow" menu (Design explorer), Customize...; on Menus tab, click Menu, Edit..., (here's the tricky part) double-click on the Help entry to expand it and scroll down until you see "Right Mouse Click" ... there they all are. You can use the Menu button drop-down to Add new entries, etc.'' -- "Dwight Harm" on 2001-01-04
Eric Albach on 2001-01-04
Please respond to proteledausers at techservinc.com
Subject: Re: [PROTEL EDA USERS]: Imperial <-> Metric & Wheel Mouse
Update:
I found out that you can change multiple parameters by seperating them
with a pipe " | " (shift backslash).
You can change the Snapgrid, Visiblegrid2 and MeasurementUnit etc. all with a
sigle hotkey.
Parameter Example:
SnapGrid=10mil | MeasurementUnit=Imperial | VisibleGrid2=1000mil
Eric Albach wrote:
> This is not quite the answer you want but here is how to make custom
> Snapgrid hotkeys:
>
> Click on the gray DownArrow button next to the File menu in the PCB editor
>
> Click on Preferences
> Shortcut Keys tab
> Menu Button
> Edit
> Menu Button
> Add
> DoubleClick on new Process called [None]
> Select PCB:DocumentPreferences in Process box
> Type SnapGrid=12.5mil into Parameters box
> (or SnapGrid=.125mm)
> (or VisibleGrid1=1000mil)
> (or VisibleGrid2=20mil)
> etc.
> Select the HotKey that you want to use
>
> The C,I,K,N,Y keys seem to be available.
> You could use the I key for 12.5mil, K for .125mm and toggle measurement
> units with the normal Q hotkey.
> In mm mode there seems to be a small offset error of .00021mm on the
> snapgrid.
>
> A slower alternative that has no offset is the G,O hotkey combination for
> Grid,Option where you can type in the value for the snapgrid.
> This way also toggles the measurement units.
> This is still faster than the Document Options unless you want to change
> the visible grids too.
>
> Eric
>
> Rudolf Schaffer wrote:
>
> > Edi,
> >
> > Thank you for your prompt answer.
> >
> > What i want is to flip between 2 differents "Document Options";
> > one for a metric area of the PCB with 0.5mm pitch component(s)
> > and an other for an area with a 50mil BGA for example.
> >
> > At the moment i use 0.125 mm snap grid and 12.5 mil when i move
> > into the imperial area. (Visible grids are also differents).
> > To move from metric to imperial areas, i am obliged (for the moment..)
> > to edit EACH time the "Document Options" values!
> > With the shortkey "Q" i only go from 50mil to 1.27mm.
> >
> > I read some time ago a solution using a thin grid common to both
> > systems, but i don't like this option.
> >
> > Good afternoon,
> >
> > Rudi
> >
> > Edi Im Hof wrote:
> >
> > >
> > > The Hotkey 'Q' toggles between metric and imperial
> > >
> > > Edi
Information sheet for PCB Design:
Engineer:
mailto:
voice:
PCB Designer:
mailto:
voice:
Product Family:
PCB Part#:
Rev #:
PCB name:
ECR #:
Work Order #:
Date Required:
Schematic Dir:
Schematic Rev:
Board Information
Reflow / Wave Solder:
Number of Layers:
Stackup:
Critical Placement:
Critical Signals:
Power & Ground Issues:
Board length x width:
Mechanical Notes:
Polygon pours:
Design Notes:
(example notes below)
Pcb Notes for 15-03-001 Rev 1.00:
General
1. Polygon pours should be set to 12 mil clearance.
2. Ensure that gnd pour on top layer does not pour between pins of J103, and under tab of U106
and under pins of U129, U128.
3. Directly connect all mounting holes (as well as TP111) to all gnd polygons on each layer.
Aug. 20/2000
1. Problem: Audio signal from U120-7 to U137-10 is too long and may cause cross talk problems
Solution: Move U120 and associated components closer to U137 - Todd B.
Q: OK, what bevel angle should I specify on that card edge ?
A1: For the angle, I used a template PCB
generated from the PCB Wizard in Protel as a guideline. There are
dimensions indicated on the Drill Drawing layer. This seems to work for me.
-- Karen Sampson
A2:
Some connectors don't require a bevel.
Document the chamfer specified by the manufacturer of the connector.
[paraphrased] -- Phan Le
``I ... use the values stamped on components, example capacitors.... 0.001uF, 0.01uF, 0.1uF would be 102 = 1000pF, 103 = 10,000pF and 104 = 100,000pF'' -- Thomas Tannehill
``The system ... of showing capacitor (or resistor etc) values in the format "value value multiplier" is the convention we use since it simplifies the conversion between the part called up and what actually gets ordered from the component manufacturer. Naturally closer tolerance parts just extend the numbers from 3-digits to 4-digits'' -- Jonathan Riley
A1: Just name them both "2" on the footprint. Use the standard 3 pin schematic symbol. [This used to trigger a strange bug in early versions of Protel. Workaround: Whenever you want to "Update PCB" from schematic, first go to the schematic and "clear netlist", then go to the schematic and "Update PCB". Then things work properly. Has anyone seen that bug in Protel99sp6 or later ?]
A2: "Dwight Harm" on 2001-01-30 04:19:02 PM suggests:
I've been happy with a technique recommended some time ago by another list member:
1) In the schematic symbol, have a pin for each pad, and assign unique 'numbers' for each pad. For example, I use 1 and 1A for two pins which will coincide.
2) Position the pins on top of each other, so they appear as a single pin, with a single connection point.
3) Each PCB footprint pad has a unique number matching one of the pins.
When you connect a wire to this 'multi-pin', a junction symbol (red dot) will appear due to the multiple pins. All common pins/pads are then part of the same net, and Synchronize works, with no ERC or DRC errors.
I added one twist -- I (mis)use the "circle" style for one pin, and normal for the other(s), so even though the pins coincide, there is a visible line through the circle as a reminder (in case it's needed) that there are multiple pins there.
Dwight.
A: ``BTW, sometimes we just pile one chip schematic symbol on top of another when we want both DIP and SMD footprints for the same part schematic stays clean looking and the auto junctions at all the pin ends connect everything up without any fuss.'' -- Dennis Saputelli Dennis Saputelli on 2001-01-30 08:33:27 PM http://www.integratedcontrolsinc.com/
A:
Ian Wilson on 2001-01-31 03:53:34 PMProtel accept that they are unable (yet hopefully) to provide full integrity checking of internal planes.
Specifically the Protel software cannot check for: 1) Internal planes with isolated sections caused by free primitives on the plane layer 2) That all plane connections are made by a "sufficiently" large width of copper (no necks that are too narrow) 3) That plane blow-outs around multi-row components have not isolated a connection (or that nearby thermal reliefs are not interfering with each other and other connections). 4) other stuff probably
The warning you got is Protel's quick and dirty check telling you that you should do a careful manual check to ensure that your planes are OK. This warning only occurs when you have some non-automatic (pad blowout/thermal) on an internal plane layer.
Most people put only 2 things on a plane layer: (1). a no-copper band (``trace'', not ``keep-out'') around the outside of the board to back the copper off from the board edge. Some fabricators will do this for us. (2). Some stack-up text to identify this layer.
A1: ``You edit the menus using the down arrow left of the File menu and select Customize. The right click is part of the current menu tree under Help-Popups-RightMouseClick.'' -- "Darren Moore" on 2001-02-01
A2:
-- Andrew J Jenkins on 2001-02-01 07:02:16 AM``Or (easier) double click on the menu bar, in an area where there is NO command. Up will come the menu editing utility.
In either case, it is critical to note that one must have a design open, or one will get a blank menu structure...
Finally, note that menus go with specific design types. Don't expect a PCB menu mod to transfer to the Schematic editor, or via versa.''
Steve Wiseman (on 2001-02-04 ?) wrote:
``I'm about to stop using the power pintype - it doesn't seem to gain me anything. The plan is to use in & out instead. This will let the netlist checker confirm that there's a driver to each power net, which is something that I don't currently get with the power pintype. (Not that I've just been bitten by power not making it properly into a sheet - oh no...)
Can anyone see a down-side to this plan?''
Abd ul-Rahman Lomax (on 2001-02-04) responded:
I'll agree. Multiple power *output* pins is a relatively unusual circumstance and it is easy enough to pop down No-ERCs. The fact that power nets are not checked for a power source is a routine problem. I've seen plenty of schematics without one.
Matt Pobursky on 2001-02-04 also commented:
... I've been defining power output pins as outputs and power input pins as inputs since my Orcad SDT days in the early 80's. I am not a fan of the power pin type, especially hidden pins. I prefer to show all pins of all devices (even NC pins) on all components. It seems to eliminate a lot of questions later in the project from technicians and other engineers who might be reviewing the documentation. Redefining the power pins in this manner has caused me the least amount of grief and still allows me to make sure I have a driving source for all my power inputs on the design. It also allows for "non-power" pins (like the amplifier output you cited) to drive the power input pins of other devices and still generate a clean ERC. Matt Pobursky Maximum Performance Systems
On 12:50 PM 4/02/2001 -0800, Abd ul-Rahman Lomax said:
``...power-input pins are essentially for ERC purposes just like any other input pin. So changing the present power pins to input pins would cause an error message to arise if there were no power source (which would be an output pin or a power pin). This could be done globally for an entire library. I don't see a down side to that.''
Q:
``Talking with different board houses and other PCB designers I get different minimum widths for traces and gaps for high volume production boards. One board house tells me:
Copper weight Minimum trace width Minimum gap 1 oz. 5 5 2 oz. 7 7 3 oz. 12 8 4 oz. 12 10I would really be interested in others opinions on this and I'm sure others would be interested also. It might also be interesting to see what others are using for via holes and pad size for the 4 copper weights.''
-- Heart Akerson 2001-03-24 http://www.transverter.net/
A1:
-- John Haddy on 2001-03-24 05:53:10 PMHeavyweight boards!
I wouldn't specify anything heavier than 0.5oz copper for fine line work.
The problem stems from the sheer thickness of the copper, and the accompanying side etching that occurs. In order to etch heavy copper thicknesses, the boards must be in the etch tank longer. This means that the exposed sides of the traces are also going to etch away, under the resist. The amount of side etching that occurs is dependent on adjacent copper features. The fabricator won't want fine lines on heavyweight boards 'cause there's a good chance that the trace will totally etch away in the time that it takes other areas of the board to etch.
A2:
Generally speaking, high weight boards are used for power delivery, and as such have primarily fat traces and a corresponding need for wide gaps (arcing at higher voltages) anyway. The loss of an ability to use narrow traces for support semiconductors is something that IMO one just has to accept, or alternatively compensate for, by use of separate board(s) for ancillary high-density layouts-- Andrew J Jenkins on 2001-03-23 05:18:29 PM
A1: Outputs: don't hook anything to them. (Or pull unused open-collector outputs Hi with a pull-up resistor).
A2: Inputs: Tie to either Hi (Vcc) or Lo (GND). Leaving inputs floating causes problems (oscillations,). Some MCUs have "internal pull ups".
-- Bruce Walter``Inputs circuits (including schmidt trigger) draw considerably more power from the supply when the voltage strays from VDD or GND. Using schmidt inverters with an RC to make an oscillator draws a surprising amount of current, because the input connected to a capacitor is always in the linear range.
I once inherited a design where current consumption was intended to be extremely low (~=60uA), and draw varied by the amount of ambient light falling of the PCB! Ends up, an LED was tied to an open-drain output. When the LED was off (normal), light level hitting the LED would change the voltage across it to the OD output (which was also an input, not unusual in a uP), and take the pin through different areas of the linear region. The solution was to pull-up the pin, so it was at VDD when the LED was off (the LED didn't care).''
Q2: Well, which is it ? Do I tie them to Hi ? Or do I tie them to Lo ?
A2a: ``Sometimes it does matter, such as a completely unused flip-flop, where you would not want to tie both the reset and set inputs to their active level ... which could cause ... upset the performance of the other FFs in the same package.'' -- Jon Elson
A2b: CMOS inputs: ``whatever may make the PCB layout easiest (annotate to SCH), or makes using the input later (with a wire?) easier.'' -- Bruce Walter
``For example, if I am routing traces for a 74HC14 hex inverter, and I don't use 5 of the inverters, I tie the inputs of the unused gates on the pin 1 side of the chip to GND, and the inputs of unused gates on the pin 14 side of the chip to VCC. The way I route my power buses, the GND track is under the pin 1 side of the chip, and the VCC is under the pin 14 side of the chip. Electrically, there is no reason I know of to choose VCC over GND for CMOS inputs. ... This is what I do for double-sided boards. Of course, this advice is moot for boards with VCC and GND planes, since VCC and GND are equally accessible.'' -- Ivan Baggett http://www.bagotronix.com
``Actually, I have sometimes daisy chained unused sections of a HC14 or HC04 since the pins in question are adjacent and the lengths of the nets are minimized. The first in the chain connects to the nearest of Vcc and GND. If I recall correctly, TTL gates required a series resistor (I don't know why), LSTTL did not but both had to be pulled high because when pulled low they sourced appreciable current. Since CMOS the input behaviour has been independent of the input logic state. If you want to be able to use a spare gate or inverter in modifying a board, you could perhaps just make sure that the track to the input can be cut readily. If you daisy chain sections you can readily pull off a non-inverting buffer from 2 spare sections by just cutting the track to the second last inverter in the chain.'' -- Robert Mitchell
A2c: TTL inputs: Tie high. Use a 1 KOhm pull-up resistor. ``so that if the +5 V power supply goes to an abnormally high voltage, the chip may survive up to 7 Volts or so. Without the resistor, the input protection network would pop at about 5.5 V.'' -- Jon Elson
Inside the chip, TTL inputs ``are biased high, so connecting to VCC will give slightly less current draw.'' (but still much more current than CMOS) -- Ivan Baggett
``A grounded TTL input will sink 1.6 mA out of each input! That can add up quick on battery powered or other low power equipment. Of course, they DON'T use that stuff in battery powered gear anymore.'' -- Jon Elson
From: David Cary ... "Mike Reagan" on 2001-03-29 06:07:13 AM mentioned >Look at the low level schematic provided by the Mfg for their integrated >circuit. This is always good advice. Now that the top IC suppliers have put their databooks online, it's very easy to get this information. Logic ICs http://www-us.semiconductors.philips.com/handbook/handbook_45.html http://www.onsemi.com/pub/prod/0,1824,productsm_Documentation_DocType=DataBook_LevelName1=DL121,00.html http://www.onsemi.com/pub/prod/0,1824,productsm_Documentation_DocType=DataBook_LevelName1=DL129,00.html Allow me to quote from http://www-us.semiconductors.philips.com/acrobat/various/HCT_USER_GUIDE.pdf (which has some really low-level detail -- the shapes of the ``n'' and ``p'' regions in the silicon, which pins are pulled high or low for testing, etc.)7.4 Termination of unused inputs To prevent any possibility of linear operation of the input circuitry of an LSTTL device, it is good practice to terminate all unused LSTTL inputs to VCC via a 1.2 kOhm resistor. Inputs should not be connected directly to GND or VCC , and they should not be left floating. Unlike LSTTL inputs, the impedance of 74HC and 74HCT inputs is very high and unused inputs must be terminated to prevent the input circuitry floating into the linear mode of operation which would increase the power dissipation and could cause oscillation. Unused 74HC and 74HCT inputs should be connected to VCC or GND, either directly (a distinct advantage over LSTTL), or via resistors of between 1 kOhm and 1 MOhm. Since the resistors used to terminate the inputs of LSTTL devices are usually between 220 Ohm and 1.2 kOhm, it is often possible to directly replace LSTTL circuits with their 74HCT counterparts. Some of the bidirectional (transceiver) logic devices in the HCMOS family have common I/O pins. These pins cannot be connected directly to VCC or GND. Instead, when defined as inputs, they should be connected via a 10 kOhm resistor to VCC or GND.
On the other hand, AN2022: integrated bus hold circuits http://www-us.semiconductors.philips.com/acrobat/applicationnotes/AN2022.pdf starts out with "The problem with floating or unused CMOS inputs ..." and explains how a few specialized ICs are designed with "bus hold circuits" so it's OK to let their inputs float. -- David Cary
A1: ``Create a 3 pin part (SCH and PBC) with an A side and a B side.'' -- Bruce Walter on 2001-03-28 06:42:04 PM
A2: ``increased the overlap of the resistors so that the pads separated from each other. True, the body of the resistor in place would be on top of a pad, but this isn't too big of a sin for through hole designs. This method also saved us the confusion on drill files and fabrication drawings with "missing" holes, as well as passing the design rule check. It also had the added advantage of saving me a smidgen of space on a very crowded board.'' -- Martin Spizman on 2001-03-28 07:23:04 PM
Instead of A C B (where C represents a pad shared between two parts) or A A-B B (standard layout; easiest to understand) do this: A B-A B or A B---A B
which takes even less room, so not only is there no space savings, sharing the pad takes up *more* room than not sharing. -- Abd ul-Rahman Lomax on 2001-03-28 09:52:21 PM
Phil Louden on 2001-04-04 10:05:08 AM If you have placed any solder mask layer pads, check that their hole size is 0. I'm not sure if this explains your problem but if they are not 0, they WILL NOT appear in either the generated drill drawing or drill guide (I'm not sure about the hole size editor list). They WILL however, be listed in the drill file and will therefore be drilled in the board. Of greater concern is, that if these pads are placed over areas with inner plane copper and their holes get plated through, you will get shorted planes in your board. The plane clearance rule ignores holes in solder mask layers. (running SP5) Regards Phil Louden
[enhancement: In my opinion, the DRC should flag as an error *every* pad with a nonzero hole size, unless it's on the multilayer. -- David Cary]
[This works consistently in both the schematic editor and the PWB layout editor.] [bug: When a text frame is selected, it looks exactly the same. I wish a yellow outline would appear so I could see whether it is selected or not.]Subject: Re: [PEDA] moving a component and tracks at the same time
... a primer on selecting objects:
There are many methods of selecting an object.
(1) One may double-click on object to pull of the edit dialog and check the selection box. One also has a choice to do this globally at this point.
(2) One may enclose a set of objects by making a selection box (left-mouse-press & hold on one corner and then move cursor to the other corner and release).
(3) One may shift-left-mouse-click on the object.
(4) One may use one of the Edit/Select commands.
(5) One may use Edit/Query Manager to make complex global selections.
But the most common and usually the fastest and certainly the most flexible are steps (2) and (3).
To select multiple objects by making cumulative selections, make sure that Tools/Preferences/Extend Selections is checked. Otherwise selecting something by some of the methods above will deselect everything else.
Any discussion of selection in Protel is incomplete without this:
When preparing to move a set of selected objects, *always* deselect all (X-A will do it) before making the selections, or use X-O and surround the objects you want to move as in method 2. This will ensure that you have no selected objects outside the ones you want to move. Failing to do this is the major cause of objects being outside the workspace, which can drive you crazy until you realize what is happening. For example, the autorouter may crash or simply refuse to do anything when attempting to route a board with objects outside the workspace.
(A sure sign that there is something outside the workspace is that the box that appears when you are moving complex selections or are moving even small selections quickly enough that screen redraw can't keep up with you will go off-screen.)
To remove such objects, use Edit/Select/Outside to select any objects outside everything you see in the workspace. For some reason, the delete key will not delete these objects until they are inside the workspace. Would that it did, though I prefer to see what I am deleting: it might be some important part of my design, though usually it isn't. Move Selection should do it, or you can place a pad, select it, and move it, which will carry all the outside objects with it so you can move them into the workspace and then delete them.
Abdulrahman Lomax P.O. Box 690 El Verano, CA 95433
A:
-- "Dwight Harm" on 2001-04-06
- 1) If there's only one PCB in the same folder as the current schematic, there's no board prompt at all. (My usual arrangement -- so I was surprised that some indicated they always got the prompt.)
- 2) If there's more than one in the same folder, you get prompted, BUT there's no "create new document" button! (This threw me for a bit, I don't normally see this button & it took me a while to figure out how to get it to appear.)
- 3) If there's [] none in the same folder as the schematic, [but one or more PCBs in a *different* folder] you get the prompt dialog, including the "new document" button.
Frank had case (3), and the new board got created in the same folder, which then put him into case (1), where there's no prompt. Dwight.
Q: How come when I shift-clicking a via, nothing happens, even if the via is not locked ? I expected it to yellow-select the (unlocked) via.
A: You have ``multilayer'' turned off. You still see the via on the top, bottom, and inner layers; but you need to turn ``multilayer'' on (with Design | Options) to be able to select vias.
Q: How do I make a paper printout of every footprint in a library ?
A: (see below)
Q: How do I make a list of all the drill sizes used in a library ?
A: (see below)
"Dwight Harm" on 2001-05-29 11:26:40 PM
To: "Protel EDA Forum" Subject: Re: [PEDA] pcb libraries David Cary -- Geoff's description would be a good addition to the FAQ! For step 6, "use one of the commands...", I'd suggest Tools | Interactive Placement | Arrange Within Rectangle, then choose an appropriately-sized area on the PCB. Dwight. -----Original Message----- From: Geoff Harland Sent: Thursday, May 24, 2001 6:39 PM It is possible to copy *all* of the footprints within a Pcb Library file into a Pcb file. I can't remember, offhand, who advised us of how to do this, but start with a blank Pcb file, and follow the following steps: 1. With the Design Manager panel on, select the "Browse PCBLib" Tab while you have the Pcb Library file concerned currently selected. 2. Using the left mouse button, click on the *first* footprint listed in the Design Manager panel. 3. While holding a Shift key down, (left mouse button) click on the *last* footprint listed in the Design Manager panel. *All* of the footprints listed in the Design Manager panel should now be in a highlighted state. 4.While the cusor is located over the area listing these footprints, right-mouse click, then select "Copy" from the resulting popup menu. 5. Switch to the (blank) Pcb file, then invoke the (PCB:)Paste command. One copy of each of the footprints will then be pasted into the Pcb file. 6. Because all of these components are in the same location, space them out. Use the "Select All" command to select everything. (I don't know why, but none of these components are in a selected state when they are *first* pasted into the Pcb file.) Then use one of the commands (I'm not sure which one off-hand, but it is provided) to space out the selected components (which is all of them, because everything on the Pcb was selected previously). You can now generate a report fom the Pcb file and/or produce a printout from the Drill Drawing layer. (Add a string to the Drill Drawing layer, with a caption of .LEGEND (this is a Special String), and preferably place this in the lower left hand corner of the Pcb file. That will then index and count the usage of each hole size used, when the printout from this layer is subsequently produced.) Yet another option is to produce Drill files from the Pcb file; the Drill Report file will list the number of hole sizes used, and the number of times each size is used. Note: After this method of copying all footprints from a Pcb Library file into a Pcb file was first reported (earlier this year?), I updated my PcbAddon Server. It subsequently incorporated a new Process, which sets the Comment field of each component within a Pcb file equal to its Footprint (string). This Process can be useful after creating a Pcb file holding all footprints from a Pcb Library file, as it facilitates identifying each component's footprint. Those wanting to download this Server can do so from the following URL: http://groups.yahoo.com/group/protel-users/files/Addon_Servers_99SE_SP6 /PcbAddon_6_6_1.Zip Note that that Server can only be used if you have SP6 installed. For those who still have SP5 installed instead, a distinct PcbAddon Server has also been released, whose URL is as follows: http://groups.yahoo.com/group/protel-users/files/Addon_Servers_99SE_SP5 /PcbAddon_6_0_1.Zip It is important to install the correct Server, depending upon which SP you currently have installed. (I haven't checked, but you might have to be a member of Yahoo before you can download these files.) Regards, Geoff Harland.
"Geoff Harland" on 2001-05-29 08:28:32 PM ... Each of two different PCBs that I am currently designing can be fitted with either a through-hole (DPDT) relay or a SM (DPDT) relay, and the footprints for each of these partially overlap. (A SM relay will be fitted by preference, but in the event of supply problems, a through-hole relay can be fitted instead.) I have designated the SM relay as REL1 and the through-hole relay as REL1A; the Designator string for the latter has been concealed. As such, it gives the impression that "REL1" can be either a SM or through-hole relay. I have *also* done a similar thing on each (PCB's corresponding) *schematic* file; the *same* component has been added to each such file *twice*. Again, one of these has a designator of REL1 (and its footprint has been set to the SM footprint), while the other has a (concealed) designator of REL1A (and its footprint has been set to the through-hole footprint). And I have placed *both* of these components in (exactly) the *same* location, so it looks as though (and prints out as) there is only one relay in the schematic file (to wit, "REL1"). (Given that only one relay can be fitted on each actual PCB (due to the overlapping footprints), the above technique is not totally mis-leading, and I have added a note to each schematic file which specifies that either a SM or through-hole relay can be fitted for REL1. And the list of components, and any BOM file produced from each schematic file, lists both REL1 and REL1A, while dots on each pin connected to a wire indicates that it is not a wire connecting to just one pin, but a wire connecting to *more* than one pin.) This technique may not *always* be applicable, but it can be useful in scenarios where multiple footprints are supported (e.g. a through-hole capacitor or SM capacitor, etc). The advantage of this approach is that the netlist file created from each schematic file can be loaded in to the PCB file without any modifications, and no modifications need to be made to the PCB file (netwise) after the netlist file has been loaded into this. (There is a "nuisance factor" in that otherwise unused pins within each device will have a net produced which stipulates that the corresponding pins within each footprint be routed to one another. It probably would be possible to figure out some way to deal with this, but I have not done so to date. I either route the connections concerned, or purge the nets from the PCB file (so the lack of connections between the pads concerned is not reported as a DRC error). But in spite of this consideration, I still think that the above technique has much to be said for it, or at least in many situations (including situations where *all* of the pins are connected to something else, so preventing this "nuisance factor" from being a drawback).) Regards, Geoff Harland. ----------------------------- E-Mail Disclaimer The Information in this e-mail is confidential and may be legally privileged. It is intended solely for the addressee. Access to this e-mail by anyone else is unauthorised. If you are not the intended recipient, any disclosure, copying, distribution or any action taken or omitted to be taken in reliance on it, is prohibited and may be unlawful. Any opinions or advice contained in this e-mail are confidential and not for public display.
A: Just use C++ Builder. It will compile Delphi code and uses the VCL by default. Best described as a C++ version of Delphi! It will automatically generate C++ headers for VCL based delphi classes/units. -- Scott Ellis on 2001-06-17 09:31:42 PM
"Brad Velander" on 2001-07-24 03:24:05 PM wrote:
... you need to work closely with your customer to meet their expectations for the keypad contacts. The design is typically not difficult or tightly restrained in any fashion except for the expected operation at the user level. There are a lot of issues that relate to the performance which go far beyond the work/no work issues. (i.e., type of device, key response time, is the button well restrained physically or does it roll significantly.) I worked for Advanced Gravis for five years, we did study after study of silicon membrane switches and developed our own requirements but the demands of a PC gamer are significantly different from a photocopier, portable CD player or other devices.
...
if your boards are manufactured in SE Asia, gold flash over nickel, in SE Asia this is your cheapest finish which will work very well for membrane switches (4 - 8 micro inches gold flash, over 60 - 100 microinches of Nickel, life near infinite, the silicon will deteriorate before the finish is shot).
Brad Velander, Lead PCB Designer, Norsat International Inc., #300 - 4401 Still Creek Dr., Burnaby, B.C., V5C 6G9. Tel. (604) 292-9089 direct Fax (604) 292-9010 website www.norsat.com
I did a screen cap off a power ic data sheet pdf it showed the pinout and a lot of the inner workings, i.e., catch diodes, transistor H bridge it also had all the nice descriptive pin names
I massaged the image and put it into a new sch lib part, stuck some pins on it and voila, it looked great a little big, but greatly explicative of the functionality
now I notice that the image is only a ref to an external file, so it seems that this is not going to be practical, right?
since the image is not in the lib much less in the sch and with a full path name to boot I fear it is not so simple to pass a schematic around ... I can make nice paper ...
i think i have a solution first i moved the .bmp file to the directory holding the lib DDB then i edited the image and stripped the path from the file name
sure enough on the next session start up the image was lost and "error xxx.bmp not found" no path!, good then i imported the bmp into the DDB and now, at least for the moment, it seems to work if this continues to work I think it will be adequate as it can easily travel in the DDB
Dennis Saputelli www.integratedcontrolsinc.com
[FIXME: link to embedding graphics in PWB layout]
A: Yes, It is in the Report menu item. -- Phillip Stevens
A: Library editor Reports | Component gives you a list of pin names/number/type for the current component. -- Terry Harris
A: Another possibility is to double-click on a pin, and set it to a selected state. But *also* invoke the global editing feature so that all pins of the *same type* are *also* selected. So if the pin you are looking at is an input pin, *all* input pins will then be selected. Or if that pin was an output pin instead, then all ouptput pins will then be selected, etc. Doing this will help provide a quick indication of which pins are which. -- Geoff Harland
A: I'd suggest that if you're creating the component, color pins to reflect the pin type. -- Andrew J Jenkins
A. A "Hi-Z" pin is similar to an "Output" pin in that it is *never* an input pin. However, an "Output" pin is always either logic high or logic low. A "Hi-Z" pin differs it that it can be either logic high, logic low, *or* (additionally) in a high impedance state. Various ICs, e.g. 74HC125 (quadruple tri-state buffer) use such pins, and I have personally created a number of components which use such pins. -- Geoff Harland
A. The simplest way is to make it read-only. From the "File Explorer", right-click on the ".ddb" file, select "Properties", and activate "[Y] Read-only | OK". If it's on a Unix-like file server, you might do something like
chmod g-w file.ddb.
Q: Is it possible to allow several people to view a file as ``guest'' at the same time ? Even while someone is in the middle of editing it ? For example, I might want to open a colleague's DDB to check some dimensions, while he is (or might be) editing it. -- paraphrased from John Haddy 2001-06-07
A. I wish that this common operation ``view, but don't modify'' would be supported by all applications and all modern operating systems. :-(.
One work-around I've recently seen: Some people store each ``.ddb'' file inside individual ``.zip'' archives on the file server. When they view or edit thier PWBs or schematics, they're really working with an uncompressed copy in a temp/ directory on their local hard drive. (With Winzip http://winzip.com/ , opening a ``.ddb'' file inside a ``.zip'' file only takes 1 more double-click than opening a regular ``.ddb'' file). After they exit Protel, Winzip pops up a message something like ``local copy has changed -- want to update the archive ?''. They hit ``No'' if they were just viewing and checking things out, ``Yes'' if they were serious about changing things.
Lots of people can access the same ``.zip'' file at the same time, as long as none of them (or only 1 of them) hit the ``Yes'' button when they exit. -- David Cary
Maybe this could be set up as a design rule, so DRC check would catch dead-end traces and dead-end vias.
On my boards, both ends of every trace segment should connect to *something*, either (a) a pad, (b) a via, (d) another trace segment (not necessarily on the end of that segment).
Also, every via on my boards should connect 2 things together, either (a) a trace on one (signal) layer to a trace on another (signal) layer, or (b) a trace on one (signal) layer to a power plane, or (c) a polygon on one (signal) layer to a power plane.
(Did I miss any useful combinations ?).
Special case: Sometimes I have a long trace segment between 2 components A and B, then I tap off somewhere in the middle of that trace to connect to component C. When I deleted component B, that long trace became a dangling ``dead-end trace''. But I don't want to just delete that long trace segment outright, because I don't want to disconnect A and C. I just want to trim it back to the tap.
-- Ian Wilson on 2001-07-31 08:49:27 AM
This ... server ... Provides a floating resizable window (always on top style) that provides a flipped view of the region around the cursor. The size of the view depends on the size of the floating flip window. Some may find it useful when positioning bottom side designators, for instance. ... If you click on the floating window and hit the 'x' and/or 'y' keys you can toggle the x and y-flips. Hitting <Esc> with the floating flip view window active (clicked) will close it.
Q: How do I install this server ?
A:
-- "Darren Moore" on 2001-07-31 06:25:40 PMUn-zip the files and place the .hlp file into the help subdirectory 'c:\Protel99\Help' on my setup then place the other to files into .ins and .dll into the system subdirectory 'c:\Protel99\System'.
Now open Protel click on the server arrow, grey arrow top left next to the file menu. Select servers menu, now right click in the EDA Servers window and choose install select the CSFlipView.ins file that you copied above and then OK.
Now that the server is installed, to run the server [make sure a PCB file is open, then] click on the server arrow, and select run process select 'CSFlipView:ShowFlipWindow' for the Process and 'Show=True|XFlip=True|YFlip=False' for the Parameters click OK and the server should be running.
...
You can change the size of the box by dragging a corner.
The Protel Users FAQ was first posted by David Cary on 2000-04-03. -- David Cary
end Protel Users FAQ http://groups.yahoo.com/group/protel-users/files/protelfaq.html ( errors ) /* was http://www.egroups.com/files/protel-users/protelfaq.html */